Mythic
Posted 11mo ago

Compiler Engineer - Algorithmic Workloads Compilation

Mythic
Austin or Palo Alto
RemoteFull Time
Responsibilities
  • Extend compiler IRs
  • Develop compilation strategies
  • Prototype and optimize algorithms
Requirements
  • Design compiler IRs and lowering strategies for algorithmic workloads with irregular or dynamic control flow
  • Collaborate with hardware engineers
  • Strong C++ and Python
  • Familiarity with MLIR/LLVM
Technical tools mentioned
C++PythonMLIRLLVM

Job description

About us
Mythic is building the future of AI computing with breakthrough analog technology that delivers 100× the performance of traditional digital systems at the same power and cost. This unlocks bigger, more capable models and faster, more responsive applications—whether in edge devices like drones, robotics, and sensors, or in cloud and data center environments. Our technology powers everything from large language models and CNNs to advanced signal processing, and is engineered to operate from –40 °C to +125 °C, making it ideal for industrial, automotive, aerospace, and defense.

We’ve raised over $100M from world-class investors including Softbank, Threshold Ventures, Lux Capital, and DCVC, and secured multi-million-dollar customer contracts across multiple markets.

About the role
Help push the boundaries of what can run on our accelerator. You’ll design compiler IRs and lowering strategies to support algorithmic workloads with irregular or dynamic control flow—loops, branches, and iterative methods—going beyond static neural networks. Working side by side with hardware engineers, you’ll influence ISA and execution model co-design to unlock new algorithm classes on analog and digital subsystems. The result: a compiler that makes complex algorithms practical to deploy while staying seamless for developers.


About us
Mythic is building the future of AI computing with breakthrough analog technology that delivers 100× the performance of traditional digital systems at the same power and cost. This unlocks bigger, more capable models and faster, more responsive applications—whether in edge devices like drones, robotics, and sensors, or in cloud and data center environments. Our technology powers everything from large language models and CNNs to advanced signal processing, and is engineered to operate from –40 °C to +125 °C, making it ideal for industrial, automotive, aerospace, and defense.

We’ve raised over $100M from world-class investors including Softbank, Threshold Ventures, Lux Capital, and DCVC, and secured multi-million-dollar customer contracts across multiple markets.

About the role
Help push the boundaries of what can run on our accelerator. You’ll design compiler IRs and lowering strategies to support algorithmic workloads with irregular or dynamic control flow—loops, branches, and iterative methods—going beyond static neural networks. Working side by side with hardware engineers, you’ll influence ISA and execution model co-design to unlock new algorithm classes on analog and digital subsystems. The result: a compiler that makes complex algorithms practical to deploy while staying seamless for developers.


Here's what you will do
  • Extend compiler IRs to represent algorithms not easily captured in DNN graphs including control flow and iterative computation
  • Develop compilation strategies that unify analog compute with digital subsystems while maintaining performance and correctness
  • Prototype and optimize algorithms with irregular or dynamic control flow in compiler IRs, applying techniques such as vectorization, predication, and scheduling
  • Collaborate with hardware engineers to co-design ISA and features that improve support for algorithmic workloads
  • Define a roadmap for higher-level programming abstractions that simplify prototyping and accelerate deployment


  • Here's the background we hope you will have
  • 3+ years of professional experience in compilers or high-performance systems software
  • Proficiency in modern C++ (C++14/17/20) and Python
  • Familiarity with compiler IRs (e.g., MLIR, LLVM, or equivalent) and their use representing complex program structures
  • Solid foundation in program analysis and optimization techniques (e.g., SSA form, loop optimizations, vectorization)


  • The following would be nice to have, but is not required
  • Hands-on experience developing MLIR or LLVM dialects for control flow (e.g. scf, cf) or affine/polyhedral representations.
  • Background in compiler-hardware co-design: working with hardware designers to refine ISA or execution models for efficiency
  • Proven ability to prototype irregular or control-flow algorithms in compiler IRs and optimize them for performance and resource constraints
  • Experience extending ML compiler stacks (ONNX, IREE, XLA, PyTorch, TVM) to support workloads beyond DNNs


  • What we offer
  • The opportunity to make algorithmic and control-flow-heavy workloads practical on novel accelerator hardware.
  • A role that bridges compiler design and hardware co-design, shaping both the IR and the accelerator architecture.
  • A collaborative, innovative team that values engineering rigor, continuous integration, and user-focused design.
  • Competitive compensation, equity, and benefits package.


  • At Mythic, we foster a collaborative and respectful environment where people can do their best work. We hire smart, capable individuals, provide the tools and support they need, and trust them to deliver. Our team brings a wide range of experiences and perspectives, which we see as a strength in solving hard problems together. We value professionalism, creativity, and integrity, and strive to make Mythic a place where every employee feels they belong and can contribute meaningfully.

    About Mythic

    Private semiconductor developing analog compute-in-memory processors for AI inference in data centers, automotive, robotics, and defense.

    Similar jobs

    Compiler Engineer roles near Austin, Texas
    3d
    Save
    Mark Applied
    Hide
    Compiler Engineer
    Santa Clara or Austin or United States
    $151k-$215k/yr HybridFull Time
    AMD
    AMDNASDAQ: AMD: Leader in high-performance computing, graphics, and visualization technologies.
    Strong C++ skills, LLVM experience, code testing and review abilities, and a bachelor's or master's degree in computer science, computer engineering, or electrical engineering.
    C++, LLVM, P4, GitHub
    1w
    Save
    Mark Applied
    Hide
    GPU Compiler Engineer
    Austin or Oregon or California or Santa Clara or Redmond
    $124k-$242k/yr HybridFull Time
    NVIDIA
    NVIDIANASDAQ: NVDA: Computing platform for AI and accelerated graphics.
    2+ YOEBachelor's degree in computer science/engineering or equivalent, 2+ years of compiler code generation experience, excellent C++ skills, software engineering expertise, and strong communication skills.
    C++, LLVM, CUDA, DirectX, OpenGL, Vulkan, OpenCL, Fortran, PTX, LLVM IR, Machine IR (MIR), GlobalISel, TableGen
    1w
    Save
    Mark Applied
    Hide
    Deep Learning Compiler Engineer
    Santa Clara or Austin or Oregon or Washington or California or Redmond
    $152k-$242k/yr OnsiteFull Time
    NVIDIA
    NVIDIANASDAQ: NVDA: Computing platform for AI and accelerated graphics.
    3+ YOEBachelor's, master's, or Ph.D. in computer science, computer engineering, or related field; 3+ years in compiler optimization, performance analysis, or IR design; strong C/C++ and software design skills.
    C, C++, CUDA, OpenCL, MLIR, LLVM, XLA, TVM
    2w
    Save
    Mark Applied
    Hide
    Senior Principal Compiler Engineer
    Austin or San Jose
    $180k-$240k/yr RemoteFull Time
    SambaNova Systems
    SambaNova Systems: AI infrastructure providing a full-stack platform for enterprises, AI labs, service providers, and sovereign AI initiatives.
    5+ YOEBachelor’s or master’s degree in computer science, computer engineering, or equivalent; 5–10 years of industry experience; deep compiler knowledge and software product development experience.
    TensorFlow, PyTorch, MLIR
    2w
    Save
    Mark Applied
    Hide
    Senior Compiler Engineer Infrastructure
    Santa Clara or Austin or Texas or Washington or California or Redmond
    $152k-$242k/yr HybridFull Time
    NVIDIA
    NVIDIANASDAQ: NVDA: Computing platform for AI and accelerated graphics.
    3+ YOEBachelor's, master's, or doctoral degree in computer science, computer engineering, or related field; 3+ years with large-scale codebases; strong C++, compiler internals, open-source frameworks, and developer infrastructure experience.
    LLVM, Clang, MLIR, C++, CUDA, CI
    3mo
    Save
    Mark Applied
    Hide
    Member of Technical Staff, Hardware, Compiler Engineer
    Palo Alto or Austin
    $200k-$420k/yr OnsiteFull Time
    River AI
    River AI: Full-stack AI building personal AI, custom models, training infrastructure, and local hardware for developers and enterprises.
    5+ YOEBachelor's in EE/CE and 5+ years experience with advanced process nodes; deep experience with MLIR/XLA and PyTorch internals; strong C/C++ skills and computer architecture knowledge.
    PyTorch, MLIR, XLA, LLVM, Triton, CUDA, C, C++
    1y
    Save
    Mark Applied
    Hide
    Compiler Developer
    Dresden or Austin
    OnsiteFull Time
    SEMRON
    SEMRON: German private semiconductor startup developing energy-efficient in-memory AI chips for smartphones and other compact smart devices.
    2+ YOEStrong C++ expertise; experience with compiler toolchains (LLVM, MLIR/IREE/TVM); knowledge of polyhedral compilation.
    C++, LLVM, MLIR, IREE, TVM
    6d
    Save
    Mark Applied
    Hide
    Compiler Tools Engineer
    Austin, Texas, United States
    $117k-$175k/yr OnsiteFull Time
    Qualcomm Technologies, Inc.
    Qualcomm Technologies, Inc.: Developing semiconductor, wireless, connectivity, automotive, AI, and computing technologies for device and enterprise customers.
    5+ YOERequires 5+ years of compiler engineering experience, modern C/C++ skills, production compiler framework experience, and a bachelor's degree in a relevant field; LLVM/MLIR and machine learning compiler experience preferred.
    LLVM, MLIR, GCC, C, C++, PyTorch, TensorFlow, ONNX