Computing System Architecture Engineer (Memory System Model and Optimization)

Job Description

1. Memory subsystem (memory controller, system cache) and interconnect (on-chip and cross-chip) architecture design for Smart Phone, Automotive, High-performance Computing, or Data Center
2. System-level SW/HW behavioral power/performance analysis/optimization focusing on interplays between compute system (CPU/GPU/NPU/DSP/etc.) and memory system
3. Memory subsystem performance/power profiling, modeling, and competitive analysis

#LI-JK1

Main Requirements and Qualifications

1. Minimum qualifications:
2. 1. Master's degree in Electrical Engineering or Computer Science or equivalent practical experience
3. 2. Experience using SystemC/Verilog/VHDL or C/C++/Python
4. 3. Knowledge of cache, memory, interconnect background, system design, and modeling tools
5. Preferred qualifications:
6. 1. Experience with architectural design/optimization of memory hierarchy (including SRAM and LPDDR/GDDR/HBM) or interconnect (NoC, PCIe, etc.) is a plus.
7. 2. Experience with performance/power profiling in using micro-benchmarking and various profiling tools is a plus
8. 3. Understanding of AMBA (AXI/ACE/CHI) and industry standards (UCIe/CXL) is a plus