CPU/GPU Design Verfication Engineer

Hsinchu, Hsinchu County, Taiwan

OnsiteFull Time

Responsibilities:proposing plans, developing environment, executing verification

Requirements Summary:Master's degree in EE/CS or related, RTL/Verilog and SystemVerilog/UVM experience, scripting (tcl, phython, perl), formal verification a plus, C/C++ a plus.

Technical Tools Mentioned:RTL, verilog, SystemVerilog, UVM, tcl, phython, perl, C/C++

Job Description

1.Propose design verification plan and do the execution based on IP and system HW architecture/application
2.Develop design verification environment
3.Develop required verification methodology and adopt into project

#LI-YT1

Main Requirements and Qualifications

1.Bachelor/Masters Degree in Electrical/Computer Engineering, RTL design experience
RTL verilog capability
2.Scripting capability (Ex: tcl, phython, perl ...etc.)
3.SystemVerilog, UVM capability
4.Formal verification capability is plus
C/C++ programming is a plus
5.Processor, Chip level architecture related design/verification experience is a plus