ByteDance
Posted 1y ago

原型验证工程师-Data

ByteDance
Beijing, Beijing, China
OnsiteFull Time
Responsibilities
  • verifying processors
  • analyzing issues
  • developing tools
Requirements
  • Requires assembly, C, Python, and Shell proficiency
  • Data structures and algorithms knowledge
  • Linux and kernel debugging skills. ARM/RISC-V
  • Compiler
  • Performance tools, FPGA, and CPU verification experience preferred
Technical tools mentioned
EMUFPGAassemblyCPythonShellLinuxARMRISC-VPerfZebuPalladiumCA Model

Job description

1、使用EMU/FPGA对CPU/SOC进行硅前功能和性能验证;
2、使用样片进行硅后验证,发现并分析定位问题,提出解决方案;
3、开发原型专用测试工具,如随机指令发生器和Baremetal OS等。

1、熟练使用汇编/C/Python/Shell;
2、熟悉常用的数据结构和算法;
3、熟悉Linux系统,具备内核调试能力;
4、符合以下条件者优先:
1)熟悉ARM/RISC-V架构;
2)熟悉编译原理;
3)熟悉Perf等性能分析工具;
4)熟悉Cache一致性、CHI协议等;
5)有FPGA/Zebu/Palladium等平台使用经验;
6)有CA Model使用经验;有CPU UT/TOP验证经验。

About ByteDance

Developing AI-driven content platforms and mobile applications.

Similar jobs

Prototype Verification Engineer roles near Beijing, Beijing
4mo
Save
Mark Applied
Hide
FPGA原型验证工程师/专家
Beijing, Beijing, China
OnsiteFull Time
辉羲智能
辉羲智能: Designs high-performance automotive AI chips and autonomous driving systems.
3+ YOEDesigning, building, debugging and maintaining FPGA prototype platforms, performing interface bringup (PCIe, DDR, HBM, Ethernet, USB, UART, I2C, CAN), developing tests and RTL integration; bachelor in related field and 3+ years EMU/FPGA experience.
HAPS, Zebu, X2, S2C, Verilog, SystemVerilog, Python, C/C++, TCL, Perl, PCIe, DDR, HBM, Ethernet, USB, UART, IIC, CAN, AMBA, CHI, ACE, AXI, UVM
11mo
Save
Mark Applied
Hide
2026校招-FPGA原型验证工程师-北京
Beijing, Beijing, China
OnsiteFull Time
Smart Logic Technology
Smart Logic Technology: Designs and develops system-on-chip semiconductor solutions.
Bachelor's in a related engineering field; experience with Verilog, familiarity with tcl/python/makefile, knowledge of DDR/PCIe/SerDes, FPGA experience (Palladium/HAPS preferred), strong communication and learning ability.
verilog, tcl, python, makefile, ddr, pcie, serdes, Palladium, HAPS
4y
Save
Mark Applied
Hide
FPGA原型验证应用工程师
Xi'an or Shenzhen or Shanghai or Beijing or Chengdu
OnsiteFull Time
Univista
Univista: Develops electronic design automation software for digital chip verification.
5+ YOEBachelor or master in microelectronics/electronics/software engineering,5+ years IC or FPGA design experience; Verilog/SystemVerilog, Xilinx and common interfaces; strong debugging and communication skills.
Verilog, System Verilog, Xilinx, UART, JTAG, I2C, SPI, DDRx, PCIe, USB, SATA, Ethernet, DisplayPort