NVIDIA
Posted 5mo ago

Senior Logic Design Engineer, Cache Coherent Interconnects

NVIDIA
Santa Clara or Hillsboro
$136k-$265k/yrHybridFull Time
Responsibilities
  • designing logic
  • writing RTL
  • verifying units
Requirements
  • Master's degree (or equivalent)
  • 5+ years in high-performance processor/semiconductor design
  • Verilog and ASIC design-flow expertise (RTL
  • Synthesis
  • Timing)
  • Strong communication and mentoring experience
Technical tools mentioned
VerilogRTLASICDFTECO

Job description

We are now looking for a Senior Logic Design Engineer!

As a member of our CPU Logic Design Team, you will be responsible for the design of CPU on-chip and off-chip interconnect network, MP coherency and last-level and system caches, focusing on such tasks as micro-architectural definition, RTL coding, logic debug, synthesis and timing closure, supporting verification and implementation. This position offers you the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence! We have crafted a team of extraordinary people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing.
 

What you'll be doing:

  • As a member of our core CPU team, you'll own and be responsible for crafting and timely delivery of a specific unit on the chip.

  • Day to day tasks include: writing readable high performance and low power RTL, Synthesis and Timing closure, and design documentation.

  • Collaborate with our verification team to verify the correctness of your unit.

  • Work with implementation to achieve your timing, area, performance and power goals.

  • Assist with timing closure of super units.


What we need to see:

  • Master’s Degree in Electrical Engineering, Computer Engineering or Computer Science or equivalent experience.

  • 5+ years of experience in processor or other related high performance semiconductor designs.

  • Verilog expertise required as is a deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.

  • Strong communication and interpersonal skills are required along with the work in a dynamic, global team. Your successful track record of mentoring junior engineers and interns a huge plus.

  • A strong background in computer architecture, cache coherency or high speed interconnects is helpful


NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant and hardworking people in the world working for us. Are you creative and autonomous and love the challenge of crafting the fastest and most power efficient chips in their class? If so, we want to hear from you.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until March 22, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

About NVIDIA

Computing platform for AI and accelerated graphics.

Similar jobs

Logic Design Engineer roles near Santa Clara, California
1mo
Save
Mark Applied
Hide
Logic Design Engineer
Santa Clara, California, United States
$146k-$250k/yr HybridFull Time
AMD
AMDNASDAQ: AMD: Leader in high-performance computing, graphics, and visualization technologies.
Experience in mixed-signal/high-speed IO logic design, Verilog RTL development, ASIC flows, microarchitecture, silicon bring-up; BS/MS in electrical engineering preferred.
Verilog, ASIC CAD, STA, CDC, UPF, DDR, GDDR, HBM, SERDES
1mo
Save
Mark Applied
Hide
Sr. Logic Design Engineer
Santa Clara or Phoenix or Hillsboro
$142k-$200k/yr HybridFull Time
Intel
IntelNASDAQ: INTC: Design and manufacture of semiconductors and computing technology.
4+ YOEBachelor's in Electrical/Computer Engineering with 4+ years (or Master's w/2+, PhD w/1+) and experience in RTL/System Verilog, front-end lint/synthesis tools, VCS/Verdi, UPF, CDC and IP environment.
System Verilog, VCS, Verdi, UPF, Lint, Synthesis
1mo
Save
Mark Applied
Hide
Senior Logic Design Engineer
Sunnyvale, California, United States
$170k-$250k/yr OnsiteFull Time
Lyte AI
Lyte AI: Robotics perception serving autonomous-machine builders with integrated 4D sensing, custom silicon, and AI.
10+ YOEBachelor's in Electrical/Computer Engineering, 10+ years front-end digital SoC experience, Verilog/SystemVerilog and synthesis expertise, embedded/mixed-mode design and strong debugging and communication skills.
Verilog, SystemVerilog
5mo
Save
Mark Applied
Hide
Senior Logic Design Engineer, Cache Coherent Interconnects
Santa Clara or Hillsboro
$136k-$265k/yr OnsiteFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Computing platform for AI and accelerated graphics.
5+ YOEMaster’s degree in electrical engineering, computer engineering, or computer science, or equivalent experience; 5+ years in processor or high-performance semiconductor design; Verilog and ASIC design flow expertise.
Verilog, RTL, DFT, ECO
5mo
Save
Mark Applied
Hide
Senior Logic Design Engineer, Cache Coherent Interconnects
Santa Clara or Hillsboro
$136k-$265k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Computing platform for AI and accelerated graphics.
5+ YOEMaster's in EE/CE/CS or equivalent, 5+ years in processor or high-performance semiconductor design, Verilog expertise, deep ASIC design-flow knowledge, strong communication and mentoring experience.
Verilog, DFT
9mo
Save
Mark Applied
Hide
Staff Logic Design Engineer
Milpitas, California, United States
$142k-$189k/yr OnsiteFull Time
Teledyne LeCroy
Teledyne LeCroy: Teledyne LeCroy is a test-and-measurement manufacturer serving engineers who design and validate electronic devices.
7+ YOEBS in EE/CS; 7+ years FPGA/ASIC digital logic; Verilog/SystemVerilog; PCIe/CXL/NVMe/USB/SAS/SATA experience; FPGA toolchains; UVM; CDC/ clock-domain knowledge.
Verilog, SystemVerilog, Vivado, Quartus, ModelSim, Vivado Simulator, UVM, ILA, SignalTap
4y
Save
Mark Applied
Hide
Sr Principal Logic Design Engineer, #1221 (San Jose, CA)
San Jose, California, United States
OnsiteFull Time
Rambus
RambusNASDAQ: RMBS: Public semiconductor providing memory-interface chips and silicon IP for data centers and AI infrastructure.
7+ YOEMS EE +10 years or PhD EE +7 years; strong RTL experience in System Verilog/Verilog/VHDL; ASIC design flow (synthesis, simulation, STA, DFT); scripting/Linux and C/C++; leadership and cross-functional collaboration skills.
System Verilog, Verilog, VHDL, Linux, Unix, C, C++, CDC analysis, lint, synthesis, simulation, equivalence checking, static timing analysis, DFT, formal verification