HiringCafe
ZH Computing
Posted 1y ago

互联设计工程师/专家

ZH Computing
zhcomputing.comView all open roles
Shenzhen, Guangdong, China
OnsiteFull Time
Responsibilities
  • researching interconnect
  • defining bus
  • implementing rtl
Requirements
  • Background in computer/microelectronics/communications
  • Knowledge of digital systems
  • Familiarity with CHI/AMBA and cache coherence
  • Verilog experience
  • PPA (timing/power/area) optimization
  • Strong collaboration and abstraction skills
Technical tools mentioned
CHIAMBAVerilog

Job description

1. 调研业界前沿互联设计，探索推动互联创新；
2. 与架构团队协同，定义高性能互联总线实现方案；
3. 完成RTL代码实现和优化；
4. 与验证团队协同，不断提升验证完备性，保证产品稳定可靠；
5. 与性能团队协同，软硬件高效迭代分析，达到业界一流性能；
6. 与后端团队协同，前后端深度协同优化，实现业界一流PPA。

1. 计算机、微电子、通信等相关专业背景，有良好的数字系统理论知识；
2. 熟悉CHI、AMBA等总线和cache coherence协议；
3. 熟悉Verilog，有实际项目经验；
4. 具备时序/功耗/面积（PPA）分析优化经验；
5. 具备良好的团队协作能力和抽象归纳能力；

About ZH Computing

Designing high-performance RISC-V based general-purpose processor chips.

Year founded
2023
Industries
SemiconductorsComputer Hardware
Activities
Processor DesignFirmware DevelopmentSoC EngineeringRISC-V DevelopmentChip Verification
Organization type
Private
Headquarters
CN

Similar jobs

Interconnect Design Engineer roles near Shenzhen, Guangdong
1y
Save
Mark Applied
Hide
互联设计/验证/建模工程师(校招)
Shenzhen, Guangdong, China
OnsiteFull Time
Zhihe Computing
Zhihe Computing: Design and development of high-performance RISC-V computing processors.
Master's or PhD students (2025) in computer science, electronic engineering, or microelectronics. Skilled in Verilog/System Verilog, computer architecture, digital design, scripting, and problem solving; strong communication and teamwork.
Verilog, System Verilog, C++, UVM, RISC-V, ARM, X86, ESL
Job PostingView all
2w
Save
Mark Applied
Hide
AI芯片互联设计工程师 - 芯片研发
Beijing or Shanghai or Shenzhen or Hangzhou
OnsiteFull Time
ByteDance
ByteDance: Developing AI-driven content platforms and mobile applications.
Bachelor's degree (2027) in computer, electronic, microelectronic, or communication engineering; familiarity with interconnect protocols, Verilog and RTL design; knowledge of PCIe/AMBA/DDR/HBM; scripting with TCL/Perl/Makefile/Python.
Verilog, ASIC, RTL, PCIe, AMBA, DDR, HBM, TCL, Perl, Makefile, Python, RDMA, GPU, MAC
Job PostingView all