2w
Save
Mark Applied
Hide
Analog Design Engineer
Rancho Cordova, California, United States
$121k-$194k/yr HybridFull Time
5+ YOE5+ years experience with a bachelor's in Electrical Engineering (or equivalent); strong analog/mixed-signal design, post-layout simulation and silicon debug; proficiency with Cadence Virtuoso, Spectre, HSPICE, PrimeSim.
Cadence Virtuoso, Spectre, HSPICE, PrimeSim
1w
Save
Mark Applied
Hide
Analog Mixed-Signal Design Engineer
Folsom or Santa Clara
$122k-$232k/yr HybridFull Time
4+ YOEBachelor's in Electrical/Computer/Electronics Engineering with 4+ years (or Master's with 2+ years). Experience designing analog/mixed-signal circuits, Cadence ADE, Synopsys PrimeWave, Cadence Virtuoso, and optimizing circuits for power/performance/area/timing.
Cadence ADE, Synopsys PrimeWave, Cadence Virtuoso
2mo
Save
Mark Applied
Hide
Principal Analog Design Engineer — Mixed-Signal PHY (Clocking / High-Speed I/O)
Boise or Folsom or Richardson or San Jose
$159k-$347k/yr OnsiteFull Time
10+ YOE10+ years analog/mixed-signal IC design; PLL/DLL/clocking; transistor-level simulations; analog-digital interfaces; lab data correlation
HSpice
2mo
Save
Mark Applied
Hide
SMTS Analog Design Engineer, Mixed-Signal PHY (Clocking & High-Speed I/O)
Boise or Folsom or Richardson or San Jose
$159k-$347k/yr OnsiteFull Time
10+ YOEBS/MS/PhD in EE; 10+ years analog/mixed-signal IC design with tape-out; deep clocking (PLL/DLL/CDR) expertise; transistor-level simulation with HSpice; strong jitter analysis and analog-digital interface experience.
HSpice, Verilog-AMS, Real-number modeling (RNM)
2mo
Save
Mark Applied
Hide
Senior Electrical Engineer
Irving or Bronx or Sacramento or Dallas
$125k-$135k/yr OnsiteFull Time
10+ YOE10+ years electrical engineering; analog/digital circuit design; up to 600VAC; PCB layout; Ethernet/CAN/RS232; elevator domain knowledge.
Altium, Embedded C, FPGA, CAN, Ethernet, RS232/422
3mo
Save
Mark Applied
Hide
Staff Design Engineer, Pathfinding
Folsom or Boise or San Jose
$116k-$246k/yr OnsiteFull Time
5+ YOE5+ years IC design experience (mixed-signal/analog/digital) for memory technologies; BSEE/MSEE in Electrical Engineering; SPICE and Verilog modeling; regulator/charge pump/oscillator/bandgap experience; strong communication skills.
SPICE, Verilog, UNIX, Cadence, SPF
2mo
Save
Mark Applied
Hide
Engineer - HIG - HBM Design
Folsom, California, United States
$132k-$171k/yr OnsiteFull Time
Master’s degree accepted in EE/Elec/Comp Eng; knowledge of semiconductor device physics, custom logic, analog design, memory devices; scripting in Python and C++; Cadence Virtuoso, HSPICE, and ADE experience required.
Python, C++, Cadence Virtuoso, HSPICE, ADE
3w
Save
Mark Applied
Hide
IP Design Verification Engineer
Phoenix or Chandler or Hillsboro or Folsom or Santa Clara
$142k-$200k/yr OnsiteFull Time
3+ YOEDegree in EE/CE (or related) with relevant years of experience; 3+ years in SystemVerilog/Verilog and UVM/OVM; experience with Synopsys VCS, Cadence Xcelium/JasperGold, or Mentor Questa; analog behavioral modeling and PCIe/UCIe experience.
System Verilog, Verilog, UVM, OVM, Synopsys VCS, Cadence Xcelium, JasperGold, Mentor Questa, PCIe, UCIe
1mo
Save
Mark Applied
Hide
Staff/Principal Layout Designer, AI-Optimized Memory
Richardson or Folsom
$62-$122/hr OnsiteFull Time
Bachelor's or Master's in CS/CE/EE (or equivalent), extensive DRAM layout experience, proficiency with Cadence VLE/VXL and Mentor Graphics Calibre DRC/LVS, and strong analog/mixed-signal layout fundamentals.
Cadence VLE/VXL, Mentor Graphics Calibre DRC/LVS
1mo
Save
Mark Applied
Hide
Member of Technical Staff, AI-optimized Physical/Platform Architect
Folsom, California, United States
$177k-$309k/yr OnsiteFull Time
Experience in analog/digital design, high-performance memory systems (e.g., HBM), thermal modeling (FloTherm), 2.5D/3D IO architecture, and power delivery/thermal architectures; strong cross-domain analysis and communication skills.
FloTherm
1mo
Save
Mark Applied
Hide
Staff/Principal Layout Designer, AI-Optimized Memory
Richardson or Folsom
$62-$122/hr OnsiteFull Time
Bachelor's or Master's in CS/CE/EE (or equivalent experience); extensive DRAM layout experience; experience with Cadence VLE/VXL and Mentor Graphics Calibre DRC/LVS; strong analog/layout fundamentals and understanding of speed, power, capacitance, and area impacts.
Cadence VLE, Cadence VXL, Mentor Graphics Calibre DRC, Mentor Graphics Calibre LVS