3d
Save
Mark Applied
Hide
Principal Analog Design Engineer
Boise, Idaho, United States
OnsiteFull Time
10+ YOEBSEE with 10+ years semiconductor analog/mixed-signal design experience; strong analog fundamentals, SPICE and Verilog proficiency, layout supervision, and cross-team collaboration; MSEE preferred.
SPICE, Verilog, EDA
3w
Save
Mark Applied
Hide
Staff Analog Design Engineer
Boise, Idaho, United States
OnsiteFull Time
6+ YOEBachelor's in Electrical Engineering with 6+ years semiconductor design/manufacturing experience; strong analog/mixed-signal circuit design (regulators, charge pumps, oscillators, references, bandgaps, comparators); SPICE and Verilog proficiency; cross-team collaboration skills.
SPICE, Verilog, UNIX, Cadence, Synopsys, SPF
3w
Save
Mark Applied
Hide
Principal Analog Design Engineer
Boise, Idaho, United States
OnsiteFull Time
10+ YOEBachelor's in EE and 10+ years semiconductor analog/mixed-signal IC design experience; SPICE and Verilog proficiency; ability to supervise layout, work cross-functionally, and apply AI-assisted design flows.
SPICE, Verilog, EDA
3d
Save
Mark Applied
Hide
Principal/MTS, Analog Design Engineering
Boise, Idaho, United States
OnsiteFull Time
12+ YOEBachelor's in Electrical Engineering with 12+ years semiconductor analog/mixed-signal design experience; strong analog fundamentals; SPICE and Verilog proficiency; layout supervision; mentoring and cross-functional collaboration.
SPICE, Verilog, EDA, Agentic-AI
1mo
Save
Mark Applied
Hide
MTS, Analog Design Engineering
Boise, Idaho, United States
OnsiteFull Time
12+ YOEBSEE with 12+ years semiconductor analog/mixed-signal IC design experience; strong analog fundamentals; SPICE and Verilog proficiency; ability to supervise layout, collaborate cross-functionally, and mentor junior designers.
SPICE, Verilog
1mo
Save
Mark Applied
Hide
Principal Analog and Reliability Verification Engineer
Boise, Idaho, United States
OnsiteFull Time
10+ YOE10+ years in design and verification engineering; advanced Python; analog simulation and debug experience; VLSI and reliability fundamentals (BTI, HCI, EM, TDDB); strong communication and leadership in verification methodology.
Python, SystemVerilog, UVM
2mo
Save
Mark Applied
Hide
DRAM Design Engineer
Boise, Idaho, United States
OnsiteFull Time
Bachelor’s degree in Electrical or Computer Engineering; familiarity with digital/analog circuit design, circuit simulation, and semiconductor concepts.
Circuit Simulation Tools, Modeling Tools, Layout Tools, Scripting (Python, TCL)
2mo
Save
Mark Applied
Hide
Design Verification Engineer
Boise, Idaho, United States
OnsiteFull Time
Bachelor’s degree in Electrical or Computer Engineering; knowledge of digital/analog circuit design, circuit simulation, and semiconductor fundamentals; strong problem-solving and teamwork.
Python, TCL, SPICE, layout tools
2mo
Save
Mark Applied
Hide
Engineer, SIG Equip Software Design
Boise, Idaho, United States
HybridFull Time
Bachelor’s degree in Electrical or Computer Engineering; proficient in C, C++, Python; embedded software on Linux; familiarity with schematics, PCB layout, analog/digital circuitry; debugging of complex systems.
C, C++, Python, Bash, Linux
2mo
Save
Mark Applied
Hide
Product Development Engineer
Boise, Idaho, United States
OnsiteFull Time
Design and validate analog/digital ICs, debug hardware, perform yield analysis, post-silicon validation, and develop test plans; requires MS in Electrical/Computer Engineering.
CAD tools, Simulation, Electronic design automation, Bench testing
1mo
Save
Mark Applied
Hide
Principal DRAM Design Engineer
Boise, Idaho, United States
OnsiteFull Time
2+ YOEBachelor's in Electrical Engineering (or related), 2+ years circuit design (or 4+ product engineering) experience, strong analog/digital circuit knowledge, SPICE/Verilog simulation experience, CMOS and DFT/DFM familiarity, layout parasitics experience.
SPICE, Verilog
2mo
Save
Mark Applied
Hide
New College Grad - DRAM Design Engineer
Boise, Idaho, United States
OnsiteFull Time
0+ YOEBachelor’s or Master’s in Electrical Engineering; experience in digital/analog memory circuits; SPICE/Verilog; Synopsys/Cadence tools; analyze and design memory devices.
SPICE, Verilog, Synopsys, Cadence Virtuoso
6d
Save
Mark Applied
Hide
ENGINEER, SIG ELECTRICAL DESIGN
Boise, Idaho, United States
OnsiteFull Time
3+ YOEBachelor's in Electrical Engineering,3+ years designing analog,power,mixed-signal circuits; experience with DC-DC/SMPS,PCB schematic capture, circuit simulation, lab test equipment, and cross-functional collaboration.
Siemens Xpedition, Cadence OrCAD, KiCad, LTspice, PSpice
2mo
Save
Mark Applied
Hide
Engineer NAND CMOS PI
Boise, Idaho, United States
OnsiteFull Time
CMOS device design, simulation, and characterization; DTCO; analog FETs; electrical characterization; collaboration with design and manufacturing teams.
TCAD, PDK, VDL, transistor modeling, design rules, electrical characterization, simulation
3d
Save
Mark Applied
Hide
Principal Engineer, IO Design
Boise, Idaho, United States
OnsiteFull Time
10+ YOEMSEE+10yrs or BSEE+12yrs experience in analog/mixed-signal design, expertise in high-speed IO and clocking, device physics knowledge, layout supervision, strong communication and mentoring skills.
UNIX, CADENCE, SPF, PERL, Python, AI/ML
2mo
Save
Mark Applied
Hide
Senior / Staff Probe Card Engineer
Boise, Idaho, United States
OnsiteFull Time
10+ YOE10+ years probe card design experience; BS/AS or equivalent; strong analog, SI/PI, and DOE; capable of cross-site collaboration.
3D CAD, DOE, Probers/Testers, Schematic reading, Mechanical design
1mo
Save
Mark Applied
Hide
SR Layout Engineer, DEG
Boise, Idaho, United States
OnsiteFull Time
Experience performing physical layout using Cadence Virtuoso, familiarity with DRC/LVS/EM and physical verification, strong circuit design understanding, critical analog layout experience, and effective global communication and project leadership.
Cadence Virtuoso, DRC, LVS, EM
1mo
Save
Mark Applied
Hide
Principal Design Verification Quality Engineer
Boise, Idaho, United States
OnsiteFull Time
10+ YOEBachelor's in EE/CE, 10+ years in design/verification including DRAM verification, expertise in digital/analog verification and VLSI, experience with Linux and EDA tools (Cadence Virtuoso), SystemVerilog/UVM, SpectreFx/PrimeSim, and scripting (Python/Perl/Tcl).
Linux, Cadence Virtuoso, JAMA, JIRA, SystemVerilog, UVM, SpectreFx, PrimeSim, Python, Perl, Tcl
2mo
Save
Mark Applied
Hide
Principal, IO Design Engineering
Boise, Idaho, United States
OnsiteFull Time
10+ YOELead designer of high-speed IO and clocking circuits; 10+ years analog/mixed-signal; UNIX and Cadence; strong communication; MS EE or BS with extensive experience.
UNIX, Cadence, SPF, PERL, Python
Explore Jobs