10 compiler engineer jobs at 3 companies in Scappoose, OR
3mo
Save
Mark Applied
Hide
Senior Fortran Compiler Engineer
Hillsboro or Santa Clara or Washington or Massachusetts or Minnesota
$184k-$288k/yr HybridFull Time
6+ YOE6+ years on a production Fortran compiler, degree in CS/ECE or equivalent, strong compiler internals and semantic analysis, proficiency in C/C++ and parallel architectures.
LLVM Flang, Flang, Fortran, C, C++, OpenACC, OpenMP, CUDA
1mo
Save
Mark Applied
Hide
Senior CPU Compiler Engineer - HPC
Hillsboro or United States
$184k-$288k/yr HybridFull Time
6+ YOEBachelor's in CS/ECE or equivalent, 6+ years developing production compilers/tools, strong compiler internals and optimizer knowledge, C/C++ proficiency; LLVM/EDG, OpenMP/OpenACC experience a plus.
EDG, LLVM, C++, OpenMP, OpenACC
1mo
Save
Mark Applied
Hide
Senior CPU Compiler Engineer - HPC
Hillsboro or United States
$184k-$288k/yr HybridFull Time
6+ YOEBachelor's in CS/ECE or equivalent,6+ years compiler development experience,proven compiler internals and optimizers knowledge,proficiency in C/C++,experience with parallel architectures;EDG/LLVM/OpenMP/OpenACC are pluses.
C, C++, EDG, LLVM, OpenMP, OpenACC
3mo
Save
Mark Applied
Hide
Senior Physical Design Methodology Engineer, PPA Fusion Compiler
Santa Clara or Austin or Hillsboro
$168k-$311k/yr OnsiteFull Time
10+ YOEMS in EE/CE/CS or equivalent experience, 10+ years in physical design engineering with ML-based solution development, experience with P&R, floorplanning, timing/EM/IR convergence, power/clock distribution, and scripting for PPA improvements.
2d
Save
Mark Applied
Hide
Senior Deep Learning Software Engineer, DLSim
Santa Clara or Austin or Hillsboro
$152k-$288k/yr OnsiteFull Time
3+ YOEMaster's or equivalent in computer science, computer engineering, or related STEM field; 3+ years in compiler optimization or architectural simulation; MLIR and compiler infrastructure expertise; C/C++ and Python proficiency.
MLIR, C, C++, Python
2d
Save
Mark Applied
Hide
Senior Deep Learning Software Engineer, DLSim
Santa Clara or Austin or Hillsboro
$152k-$288k/yr OnsiteFull Time
3+ YOEMaster's in computer science, computer engineering, or related STEM field; 3+ years in compiler optimization or architectural simulation; MLIR, C/C++, and Python experience required. PhD preferred.
MLIR, C, C++, Python
2mo
Save
Mark Applied
Hide
Senior Software Engineer, CUTLASS Platform
Santa Clara or Austin or Hillsboro or Durham or Redmond
$152k-$288k/yr OnsiteFull Time
3+ YOE3+ years experience; Masters/PhD preferred; strong C++; high-performance code generation; MLIR and compiler knowledge; CUDA/NVVM/PTX experience.
C++, CUDA, CUTLASS Python DSL, MLIR, NVVM, PTX, Python
2mo
Save
Mark Applied
Hide
Senior Software Engineer, CUTLASS Platform
Santa Clara or Austin or Hillsboro or Durham or Redmond
$152k-$288k/yr OnsiteFull Time
3+ YOEMasters/PhD in CS/CE (or equivalent experience), 3+ years industry experience, strong C++ skills, experience with compiler transformations/optimizations, understanding of computer architecture and parallel programming, familiarity with MLIR, CUDA, and Python.
CUTLASS, MLIR, Python, C++, CUDA, CUDA C++, NVVM, PTX
1mo
Save
Mark Applied
Hide
Software Engineering Leader
Hillsboro or Folsom or Santa Clara or Austin or Phoenix
$234k-$330k/yr HybridFull Time
15+ YOE10+ MgmtBachelor's in EE/CS, 15+ years experience including 10+ years leading software engineering teams; 5+ years in system profiling, debugger, performance or compiler engineering; strong leadership and cross-team collaboration.
Intel System Debugger, Intel VTune Profiler
10h
Save
Mark Applied
Hide
Post Doctorate Research Associate - Hardware Design Methodologies
Richland or Washington or Seattle or Portland
$69k-$119k/yr HybridTemporary, Full Time
PhD earned within five years or expected within eight months; preferred computer or electrical engineering background with EDA, hardware synthesis, compilers, FPGA/ASIC design, research software, and laboratory experience.
Electronic Design Automation (EDA), High-Level Synthesis (HLS), LLVM, MLIR, Verilog, SystemVerilog, VHDL, Register-Transfer Level (RTL), Field-Programmable Gate Array (FPGA), Application-Specific Integrated Circuit (ASIC), Yosys, Verilator, OpenROAD, C++, Python, version control, automated testing