1d
Save
Mark Applied
Hide
Server CPU SoC Architect
Hillsboro or Beaver Brook or Santa Clara or Austin or Phoenix
$142k-$269k/yr HybridFull Time
4+ YOEBachelor's in related field with 4+ years (or Master's/PhD with less), 4+ years CPU/SoC architecture experience, expertise in performance and power modeling, ISA and interconnect knowledge.
2mo
Save
Mark Applied
Hide
Senior CPU Design Verification Engineer
Austin or Phoenix
$142k-$200k/yr HybridFull Time
4+ YOE4+ years in design verification; SystemVerilog/UVM; pre-silicon CPU/SoC verification; strong debugging; Bachelor's or Master in Electrical or Computer Engineering.
SystemVerilog, UVM, EDA tools, Python, Linux
1mo
Save
Mark Applied
Hide
CPU RTL Design Engineer
Austin or Phoenix
$142k-$269k/yr HybridFull Time
5+ YOEDegree in EE/CE/CS with significant experience (typical 5+ yrs); 7+ yrs RTL design with Verilog/V2K/SystemVerilog; low-power, CDC, static timing, UPF knowledge; scripting with TCL/Perl/Python; strong communication.
Verilog, V2K, System Verilog, TCL, Perl, Python, UPF, x86 assembly
1mo
Save
Mark Applied
Hide
Sr. CPU RTL Front End Methodology Engineer
Austin or Phoenix or Hillsboro
$164k-$312k/yr OnsiteFull Time
6+ YOE5+ MgmtRequires 6+ years silicon CPU logic experience, 5+ years technical leadership; degree in CS/Electrical/Electronics engineering (or related) with substantial experience; experience with RTL methodologies, front-end and back-end flows, and use of AI tools.
AI tools
1mo
Save
Mark Applied
Hide
Senior CPU RTL Design Engineer – Power Management
Austin or Phoenix
$164k-$269k/yr HybridFull Time
7+ YOEBachelor's (9+ years) or Master's (7+ years) in ECE/CE/CS. Experience in low-power CPU/SoC RTL design, power management (DVFS, power states), RTL development (Verilog/SystemVerilog), debug and system-level design. Preferred: CDC, static timing analysis, UPF, lint.
SystemVerilog, Verilog, x86 assembly, CDC, UPF, static timing analysis, lint
1w
Save
Mark Applied
Hide
CPU Design Methodology Engineer
Hillsboro or Austin or Santa Clara or Arizona
$136k-$265k/yr OnsiteFull Time
5+ YOEMasters in Computer or Electrical Engineering or equivalent,5+ years chip/SOC design experience,RTL/verification and design automation expertise,proficient in scripting (Perl/Python),strong analytical and interpersonal skills.
Verilog, UVM, System Verilog, Perl, Python
5d
Save
Mark Applied
Hide
Linux Kernel Architect
Santa Clara or Alabama or New Mexico or France or Alaska or Arizona or Florida or Colorado or Boston or California or Canada or New York or New York
OnsiteFull Time
Experience developing and debugging upstream Linux kernel for concurrency and high core-count servers, debugging CPU/SoC bugs, working with CPU architects/RTL, Linux on FPGA/emulation, virtualization, and familiarity with RISC-V.
Linux, OpenSBI, RISC-V, FPGA, Devicetree, ACPI, UEFI, Rust
1mo
Save
Mark Applied
Hide
Senior SoC Compute/Memory Subsystem Architect
Santa Clara or Fort Collins or Folsom or Austin or Phoenix or San Jose
$164k-$269k/yr HybridFull Time
7+ YOEBachelor's in EE/CE/STEM, 7+ years in SoC/CPU/memory subsystem architecture (CPU/cache/coherency, DDR/HBM, controllers, QoS), system-level performance and PPA tradeoffs, experience driving architecture to silicon; ARM/x86 and IPU/SmartNIC experience preferred.
ARM, x86, DDR, LPDDR, HBM, PCIe, CXL, NUMA, SMMU, IOMMU, IPU, DPU, SmartNIC, DVFS
5d
Save
Mark Applied
Hide
Confidential Computing Software Architect
Santa Clara or Alabama or Georgia or Florida or Colorado or California or Delaware or Arizona or Alaska or Belgium or France or Austria or Canada
OnsiteFull Time
Experienced in implementing system software for confidential compute, proficient in C, familiar with hypervisors, TEEs, peripheral security standards, and working with CPU/RTL teams.
RISC-V, C, Rust, Ada SPARK, Frama-C, PCI IDE, SPDM
4d
Save
Mark Applied
Hide
Sr. Inference Optimization Engineer (local / edge runtime)
Santa Clara or Hillsboro or Folsom or Phoenix
$195k-$361k/yr HybridFull Time
8+ YOE8+ years software development; strong C++ and/or Python; experience with LLM inference, profiling and optimizing CPU/GPU performance; Linux and low-level debugging expertise.
C++, Python, llama.cpp, vLLM, ggml, Vulkan, SYCL, oneAPI, CUDA, Metal, SIMD, Linux, GGUF, AWQ, GPTQ
2mo
Save
Mark Applied
Hide
Senior / Staff ML Training Optimization Engineer
Dallas or Phoenix or Pittsburgh or San Francisco or Toronto or Remote US & Canada
$141k-$249k/yr HybridFull Time
4+ YOEMS/PhD or Bachelor's with 4+ years in CS/Robotics; strong Python/C++/Rust; PyTorch or Jax; GPU/CPU profiling; collaborative; interest in self-driving tech.
Python, C++, Rust, PyTorch, Jax, NVIDIA Nsight, PyTorch Profiler, CUDA, Bazel, TensorRT
2w
Save
Mark Applied
Hide
Silicon/Electrical Validation Engineer
Hillsboro or Phoenix
$106k-$200k/yr HybridFull Time
3+ YOEBachelor's in electrical engineering (or related) with 3+ years (or Master's with 1+), experience with high-speed CPU I/O circuits, Python or C/C++, hardware lab/test equipment experience, strong analytical and communication skills.
Python, C/C++
1mo
Save
Mark Applied
Hide
Transfer Agent
Chandler, Arizona, United States
$15-$25/hr RemoteFull Time
0+ YOEEntry-level transfer agent with call center experience; remote work; must have wired internet, PC with 8GB RAM, i5+ CPU, Windows 10+, 30 Mbps+, USB headset; professional, reliable, coachable; strong communication.
Outbound Dialer, PC, USB headset, Windows 10, Internet 30 Mbps+