5d
Save
Mark Applied
Hide
Sr. Design for Test (DFT) Engineer
Toronto or Mountain View or Boston
HybridFull Time
13+ YOEBachelor's in Electrical Engineering, 13+ years DFT experience on ASICs, 2+ tapeouts, experience with DFT CAD/ATPG, Python/TCL scripting, post-silicon bring-up and ATE interfacing.
Python, TCL, SystemVerilog, ATPG, ATE
5d
Save
Mark Applied
Hide
Sr. Design for Test (DFT) Engineer
Mountain View or Boston or Toronto
$164k-$185k/yr HybridFull Time
5+ YOEBachelor's in EE/CE,5+ years DFT experience for advanced ASICs,pre- and post-silicon validation,Python/TCL scripting,Verilog,knowledge of scan/ATPG/MBIST/JTAG and commercial EDA DFT tools.
Python, TCL, Verilog, ATPG, MBIST, JTAG, ATE
5d
Save
Mark Applied
Hide
Sr. Design for Test (DFT) Engineer
Boston or Mountain View or Toronto
$154k-$218k/yr HybridFull Time
5+ YOEBachelor's in EE/CE,5+ years DFT experience for advanced ASICs,pre-/post-silicon validation,Python/TCL scripting,Verilog,ATPG/MBIST/JTAG expertise,commercial EDA DFT tool experience.
Python, TCL, Verilog, ATPG, MBIST, JTAG, Boundary Scan, ATE
2mo
Save
Mark Applied
Hide
ASIC Physical Design Engineer
Maynard or Austin
$136k-$195k/yr HybridFull Time
5+ YOEBachelors in Engineering with 5+ years or Masters in Engineering with 3+ years in ASIC physical design; experience with floorplanning, place-and-route, STA, timing closure, DFT collaboration, scripting, and design flow optimization.
Cadence Innovus, Synopsys ICC2, Synopsys DC/FC, Synopsys Formality, Cadence LEC, Tempus, Python, TCL, Perl
2w
Save
Mark Applied
Hide
Senior Manufacturing Engineer
Cambridge, Massachusetts, United States
$202k-$270k/yr OnsiteFull Time
8+ YOE8+ years manufacturing/process engineering experience delivering electromechanical products; DFx, NPI, quality systems, GD&T, tolerance and BOM experience required.
DFx, DFM, DFA, DFT, FAI, PPAP, SPC, FMEA, CAPA, GD&T, BOM
1mo
Save
Mark Applied
Hide
Interconnect Micro-architect/RTL Design Engineer
Austin or Boxborough
$156k-$268k/yr HybridFull Time
Experienced RTL design engineer with strong Verilog/System Verilog skills, knowledge of C/C++ and scripting (Perl or Python), digital/high-speed design understanding, and experience with multi-processor coherency, DFT-friendly RTL and post-silicon debug.
Verilog, System Verilog, C, C++, Perl, Python, x86, ARM
1d
Save
Mark Applied
Hide
Foundry Technology Engineer
Holmdel or Maynard
$155k-$225k/yr HybridFull Time
4+ YOEMS or PhD in EE/Optics/Photonics, 4+ years foundry/process qualification experience, wafer-level testing and lab automation experience, DFM/DFR/DFT knowledge, foundry/vendor management, strong communication and technical leadership.
Cadence Virtuoso, Synopsys, ANSYS Lumerical
4d
Save
Mark Applied
Hide
Principal Technical Engineer 3rd Party IP Engineer
Morrisville or Austin or New York or Burlington or Westborough or Boise
$152k-$225k/yr OnsiteFull Time
3+ YOEBachelor’s in CS/EE with 5-10 years or Master/PhD with 3-5 years; deep DDR/LPDDR/GDDR/HBM/eMMC interface knowledge, ASIC design flow experience, 3rd-party IP management, project and customer communication skills.
DDR, LPDDR, GDDR, HBM, eMMC, logic synthesis, physical design, timing, DRC/LVS, Formal verification, Design-For-Test, DFT
1w
Save
Mark Applied
Hide
Research Associate - Chemical and Biological Engineering
Medford, Massachusetts, United States
OnsiteFull Time
3+ YOEPhD and ≥3 years postdoctoral experience, strong DFT background (light-matter and solid-liquid interfaces), publication record, excellent communication; Python and AI/ML experience preferred.
Python