1mo
Save
Mark Applied
Hide
Comsys & DSP Engineer II - TeraWave
Greater Seattle Area or California or Texas or Washington or Bay Area or San Diego or Austin or Kent
$135k-$189k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
2+ YOE2+ years in signal processing or modem design; BS in Electrical/Computer Engineering; experience with networking, MAC/PHY, DSP, RF; MATLAB/System C/C++. Knowledge of OFDM, QPSK, QAM, PCM/FM, PAM.
MATLAB, SystemC, C, C++
1mo
Save
Mark Applied
Hide
CPU/DSP Performance Engineer
Austin, Texas, United States
$154k-$231k/yr OnsiteFull Time
4+ YOEExpertise in CPU/DSP/system architecture, low-level debugging and performance analysis, C/C++/assembly and Python, embedded OS, multi-threaded systems, performance profiling tools; Bachelor's (or advanced) degree with multi-year engineering experience.
C/C++, assembly, Python, gdb, lldb, winDbg, perf, VTune, Nsight, ggml, llama.cpp
1mo
Save
Mark Applied
Hide
DSP Algorithm Engineer
Austin, Texas, United States
OnsiteFull Time
5+ YOE5+ years developing modem algorithms (clock recovery, equalization, phase/track), fixed-point MATLAB and C programming, lab debugging/tuning, understanding MATLAB-to-RTL HW constraints; BSc in Electrical Engineering.
MATLAB, C, RTL
1mo
Save
Mark Applied
Hide
DSP/Wireless Systems Engineer, LEO
San Diego or Seattle or Bellevue or Redmond or San Francisco or Sunnyvale or Santa Clara or Washington, D.C. or Maryland or Virginia or Austin or New York City or Minneapolis
$123k-$170k/yr OnsiteFull Time
Bachelor's in EE/CompE (or in progress), experience in communication theory (OFDM, MIMO), MATLAB/Python for algorithm development, converting floating-point to fixed-point, BER/SNR analysis; U.S. citizenship or permanent resident/asylee/refugee required by export control.
MATLAB, Python, C, C++
3mo
Save
Mark Applied
Hide
RTL Design Engineer
Austin, Texas, United States
OnsiteFull Time
Bachelor's degree in Electrical Engineering; experience with RTL design, Verilog/SystemVerilog, DSP, and mixed-signal/analog integration.
Verilog, SystemVerilog, DSP, Scripting (Python, Perl), Synthesis, Verification, DFT, Lint tools
2mo
Save
Mark Applied
Hide
Senior Audio Engineer - Acoustic
Austin, Texas, United States
OnsiteFull Time
5+ YOE5–10+ years in acoustics or audio engineering; strong acoustics knowledge; DSP and audio tuning; robotics experience a plus; BS or MS in acoustics, audio engineering, or mechanical engineering.
Acoustic measurement tools, Microphones, Analyzers, DAQ, Anechoic chambers, DSP
1mo
Save
Mark Applied
Hide
IP Verification Engineer
Austin, Texas, United States
HybridFull Time
Several years of industry RTL verification experience, strong SystemVerilog/UVM skills, RTL testbench and TLM modeling, HW emulation experience, scripting (TCL/Python/Perl), familiarity with SerDes/PCIe/ARM/DSP/Ethernet and AMBA protocols, and BS/MS in EE/CE.
SystemVerilog, UVM, TLM, SerDes, PCIe, ARM, DSP, Ethernet, TCL, Python, Perl, C, Assembly, Linux, GIT, LSF, AMBA, APB, AXI, ACE-Lite, CHI
1w
Save
Mark Applied
Hide
Electrical Engineer
Austin, Texas, United States
OnsiteFull Time
2+ YOEB.S./M.S. in electrical engineering preferred, 2+ years experience, ability to obtain U.S. DoD security clearance, PCB/Altium/KiCAD familiarity, embedded/FPGA/microcontroller programming, DSP and technical writing skills.
Altium, KiCAD, PCB, FPGA
2w
Save
Mark Applied
Hide
Digital Signal Processing (DSP) Engineering Scientist - GNSS
Austin, Texas, United States
$104k-$174k/yr OnsiteFull Time
3+ YOEBachelor's in engineering or applied science, 3+ years DSP experience, strong signal processing theory, proficiency in Python/C/C++, real-time optimization, analytical and communication skills, US citizenship and eligibility for classified access.
Python, C, C++, Verilog, VHDL
3w
Save
Mark Applied
Hide
Senior Systems Engineer - Signal Processing, Algorithms and Characterization
Austin or Palo Alto
HybridFull Time
5+ YOEBachelor's in EE/CE/Math/Physics, 5+ years production DSP or RF baseband experience (or <3 yrs with MS/PhD), strong Python and DSP skills, silicon bring-up and characterization experience, strong communication.
Python, NumPy, SciPy, MATLAB
2mo
Save
Mark Applied
Hide
Signal Processing Engineer
Fremont or Austin
$121k-$231k/yr HybridFull Time
3+ YOEBS/MS/PhD in EE/CE/Signal Processing; 3+ years DSP in embedded/hardware; Python/C; fixed-point and quantization knowledge; Verilog/VHDL preferred
Python, C, Verilog, VHDL
3w
Save
Mark Applied
Hide
Staff Embedded Firmware Engineer - Thermal Controls, BESS
Austin, Texas, United States
$100k-$151k/yr OnsiteFull Time
8+ YOEBS/MS in relevant engineering, 8+ years embedded firmware experience, expertise in C/C++/Assembly, FreeRTOS/bare-metal, thermal/cooling control systems, DSP/PID, sensor integration, firmware validation, and mentoring.
C, C++, Assembly, FreeRTOS, Zephyr RTOS, GCC, GDB, Eclipse, GNU Make, Git, Mercurial, Bitbucket, Docker, GitHub, JFrog, CI/CD, oscilloscopes, power meters
3mo
Save
Mark Applied
Hide
Staff Digital Design Engineer
Austin or Greensboro or Chandler
HybridFull Time
7+ YOEBachelor's/masters/PhD with extensive digital IC design experience; strong Verilog/UVM and DSP knowledge; 7+ years experience for Bachelor's path; 5+ for Masters; 3+ for PhD.
Verilog, UVM, MATLAB, Simulink
1mo
Save
Mark Applied
Hide
Design Verification Engineer (Einfochips)
Austin or San Jose
OnsiteFull Time
6+ YOE6+ years in System Verilog HVL and C/C++, 6+ years in UVM; strong testbench development, debug, and verification closure; experience with DSP, scripting, and version control tools.
SystemVerilog, HVL, C, C++, UVM, SVTB, Make, Perl, Python, Bugzilla, Subversion
1w
Save
Mark Applied
Hide
Principal Engineer, AMS IP Architecture
Santa Clara or Hillsboro or Folsom or Austin or Phoenix
$221k-$312k/yr HybridFull Time
M.S. or Ph.D. in EE/CE or related, deep SerDes and high-speed link expertise, MATLAB/Simulink modeling, DSP algorithm development, silicon correlation experience, familiarity with C/Verilog-A/SystemVerilog, ability to analyze link budgets.
MATLAB, Simulink, C, Verilog-A, SystemVerilog
1mo
Save
Mark Applied
Hide
Sr. Modem Design Verification Engineer
Austin, Texas, United States
$125k-$231k/yr OnsiteFull Time
5+ YOEBachelors in EE/CE or related; 5+ years verification experience (modem/PHY preferred); SystemVerilog and UVM experience; scripting with Python/Perl; strong debugging and wireless/DSP knowledge.
SystemVerilog, UVM, SystemVerilog assertions (SVA), Python, Perl, C/C++, MATLAB
2mo
Save
Mark Applied
Hide
Electro-Optical & Infrared (EO/IR) Engineer
Austin, Texas, United States
HybridFull Time
10+ YOE10+ years EO/IR sensor modeling, DSP, Python, physics-based modeling, system requirements.
Python, DSP, MODTRAN, NV-IPM, SSCAMIP, EO/IR modeling tools, signal processing
3mo
Save
Mark Applied
Hide
Senior AI Compiler Engineer (783756)
Austin, Texas, United States
OnsiteFull Time
5+ YOEMLIR/LLVM expert with C++/LLVM production experience; builds MLIR dialects and lowering passes; lowers models from JAX/PyTorch/TF to hardware IR; embedded DSP/VLIW experience a plus.
MLIR, TableGen, C++, LLVM, JAX, StableHLO, XLA, PyTorch, TensorFlow
4w
Save
Mark Applied
Hide
Senior Staff Mixed Signal Verification Engineer
Austin, Texas, United States
OnsiteFull Time
5+ YOE5+ years mixed-signal or digital verification experience, SystemVerilog/Verilog expertise, DSP skills, BS/MS in EE/CE or related, familiarity with behavioral models, UVM flows; scripting (Python, MATLAB, Perl, Tcl) a plus.
SystemVerilog, Verilog, UVM, Python, MATLAB, Perl, Tcl
3mo
Save
Mark Applied
Hide
Sales Engineer, Gist Ads
Los Angeles or New York City or Chicago or Austin
$150k-$175k/yr RemoteFull Time
5+ YOE5–9 years in AdTech/digital media with technical depth; experience with OpenRTB, header bidding, SSP/DSP, GAM/DFP; strong communication with engineers; remote work; travel ~25-30%.
OpenRTB, Prebid.js, GAM/DFP, tag management, bid stream, JavaScript, Python