3w
Save
Mark Applied
Hide
EDA Customer Success Application Engineer
Santa Rosa or Colorado Springs or Loveland
$97k-$162k/yr OnsiteFull Time
5+ YOEB.S. in Electrical Engineering or equivalent with 5+ years experience; background in RF/microwave, RFIC, high-speed digital or EDA support; proficiency with ADS/SystemVue/EM simulation; Python experience; strong communication.
ADS, SystemVue, EM simulation, GoldenGate, Genesys, IC-CAP, MBP, MQA, Python
1w
Save
Mark Applied
Hide
Physical Design Engineer
Colorado Springs, Colorado, United States
$129k-$207k/yr OnsiteFull Time
12+ YOEBachelor's in Electrical/Electronics Engineering, 12+ years' RTL-to-tapeout physical design experience, TCL/PERL scripting, EDA tool proficiency, B2B communication and timing closure expertise.
TCL, PERL, EDA Tools
1w
Save
Mark Applied
Hide
Physical Design Engineer
Colorado Springs, Colorado, United States
$129k-$207k/yr OnsiteFull Time
12+ YOEBachelor's in Electrical/Electronics Engineering, 12+ years experience, TCL/PERL scripting, EDA tools proficiency, full RTL-to-tapeout physical design experience, strong communication and timing closure skills.
TCL, PERL, EDA Tools
2mo
Save
Mark Applied
Hide
Electronics Engineer II
Westminster, Colorado, United States
$102k-$136k/yr OnsiteFull Time
2+ YOEBachelor's in Electrical Engineering; 2+ years hardware development; PCB layout; EDA tools; lab instrumentation; strong communication.
Altium, LTSpice, Oscilloscope, Spectrum Analyzer
2d
Save
Mark Applied
Hide
ASIC Physical Design Engineer
Boulder or Beaverton
$149k-$277k/yr HybridFull Time
5+ YOEBS in Electrical Engineering,5+ years ASIC/SoC physical design experience from RTL to GDS,static timing and signoff expertise,proficiency with Cadence/Synopsys/Siemens EDA and scripting (Tcl,Python,Perl,shell).
Cadence, Synopsys, Siemens EDA, Tcl, Python, Perl, shell
2d
Save
Mark Applied
Hide
ASIC Physical Design Engineer
Boulder or Beaverton or Louisville
HybridFull Time
5+ YOEBS in Electrical Engineering, 5+ years ASIC physical design experience from RTL to GDS, proficiency with Cadence/Synopsys/Siemens EDA, static timing analysis, signoff checks, and scripting (Tcl, Python, Perl, shell).
Cadence, Synopsys, Siemens EDA, Tcl, Python, Perl, shell
1d
Save
Mark Applied
Hide
RF Design Engineer III
Centennial, Colorado, United States
$100k-$130k/yr HybridFull Time
BSEE or equivalent, strong RF circuit and oscillator design skills, experience with RF test equipment and EDA/EM tools, US citizenship required.
Siemens Xpedition, Cadence, AWR Microwave Office, Keysight ADS, Ansys SIwave, HFSS, VNA, Spectrum Analyzer, Vector Signal Analyzer, Vector Signal Source, Phase Noise Analyzer
1mo
Save
Mark Applied
Hide
Sr Principal Application Engineer
Colorado or United States
$126k-$234k/yr OnsiteFull Time
10+ YOE10+ years physical design experience; BS in CS/CE/EE required (MS preferred); strong digital design and static timing analysis knowledge; scripting with Tcl/Perl/Python; experience with advanced nodes and backend EDA flows; strong customer communication skills.
Tcl, Perl, Python, Genus, Innovus, Conformal, Tempus, Modus, Voltus, ICC, ICC2, DC, Primetime
1mo
Save
Mark Applied
Hide
Senior Custom ASIC Engineering Lead
San Jose or Fort Collins or Irvine
$144k-$230k/yr OnsiteFull Time
10+ YOEExtensive ASIC physical design and STA experience, multiple tape-outs in advanced nodes, EDA tool and scripting (Tcl, shell) proficiency, knowledge of low-power design, and ability to manage customer ASIC programs. Bachelors+12 yrs or Masters+10 yrs required.
EDA, Tcl, Shell, Verilog
1mo
Save
Mark Applied
Hide
Senior Custom ASIC Engineering Lead
San Jose or Fort Collins or Irvine
$144k-$230k/yr OnsiteFull Time
10+ YOE10+ years semiconductor ASIC experience, multiple tape-outs, hands-on physical design/STA/DFT experience, Tcl/shell/Verilog scripting, knowledge of low-power design and PPA tradeoffs; Bachelor's or Master's degree required.
EDA, Tcl, Shell, Verilog