14 eda engineer jobs at 9 companies in New York City, NY
2mo
Save
Mark Applied
Hide
2mo
FPGA Engineer
Amsterdam or Chicago or London or New York City or Singapore
OnsiteFull Time
Headlands Technologies: A global proprietary trading firm utilizing quantitative algorithms.
Professional FPGA/ASIC design and verification experience; SystemVerilog/Verilog/VHDL and C++; familiarity with EDA tools and scripting (TCL, Python, Bash); university degree in EE/CS/CE or related.
Normal Computing: Building probabilistic AI and thermodynamic computing for semiconductor design.
Experience deploying ML systems in customer environments; strong Python; knowledge of embedded hardware/EDA; ability to work with silicon design workflows; familiarity with ML deployment and evaluation.
Research Engineer, Chip Design RL (Reinforcement Learning)
San Francisco or New York City
$500k-$850k/yrHybridFull Time
Anthropic: Developing safe and reliable artificial intelligence systems.
Bachelor's or equivalent, expertise in ASIC/FPGA design and EDA tools, experience with RTL, verification (UVM, formal methods), physical design and tapeout experience; RL experience and tooling experience preferred.
Application Engineering-Bachelor’s or Master’s degree in Electronics, Electrical Engineering
Sofia or Dresden or Singapore or New York City or Vermont
HybridFull Time
GlobalFoundriesNASDAQ: GFS: Semiconductor foundry providing chip design and fabrication services.
0+ YOETechnical degree in electronics/electrical engineering required; 0–4 years relevant experience depending on degree. Customer-facing semiconductor application support, EDA/PDK exposure, strong communication and problem-solving skills, English proficiency.
Austin or Santa Clara or Richardson or New York City or Malta
$145k-$236k/yrOnsiteFull Time
GlobalFoundriesNASDAQ: GFS: Manufacturer of semiconductors and provider of wafer fabrication services.
Bachelor's in electrical engineering (or equivalent), strong IC design/tapeout/process experience, working knowledge of EDA tools, ability to obtain SECRET clearance, U.S. work-authorization requirement, domestic/international travel up to 20%.
Santa Clara or Richardson or Austin or New York City or Malta
$145k-$236k/yrOnsiteFull Time
GlobalFoundriesNASDAQ: GFS: Manufacturer of semiconductors and provider of wafer fabrication services.
15+ YOEBachelor's in electrical engineering (Masters/PhD preferred), minimum 15 years semiconductor design/tapeout experience, IC design flow and EDA tool knowledge for BCD and GaN, technical program management, strong communication; travel up to 20%.
Sr. Analog IC Design Engineer - IVR Architecture Team (Remote)
New York, New York, United States
$135k-$170k/yrHybridFull Time
Ferric: Developing on-chip voltage regulator technology for advanced electronics.
MSEE with analog design experience; strong control theory, switching converter, CMOS analog, custom IC flows; experience with high-frequency IVR design, verification, and bench validation; proficiency in listed EDA tools and languages.
Clera: AI talent agent matching professionals with high-growth startup roles
4+ YOERequires 4+ years shipping production software, production LLM agent workflows, strong Python and backend or ML systems engineering, observability, evaluation, testing, on-call operations, and customer-site travel.
San Jose or New York City or New York or Washington or Illinois or United States or Canada
$211k-$305k/yrHybridFull Time
CiscoNASDAQ: CSCO: Develops and sells networking hardware and cybersecurity software.
10+ YOEBachelor's or Master's in Electrical/Computer Engineering with 10+ years experience; expertise in JTAG, scan and BIST architectures, ATPG and EDA toolsets (TestMax, Tetramax, Tessent, PrimeTime); SystemVerilog/Verilog and post-silicon debug experience.
JTAG, ATPG, TestMax, Tetramax, Tessent, PrimeTime, System Verilog, Verilog
San Jose or Austin or New York City or New York or Washington or United States or Canada
$184k-$264k/yrHybridFull Time
CiscoNASDAQ: CSCO: Develops and sells networking hardware and cybersecurity software.
10+ YOEBachelor's or Master's in Electrical/Computer Engineering, 10+ years experience in DFT, Jtag/Scan/BIST, ATPG and EDA tools, gate-level simulation and post-silicon validation experience.
Expertise in precision analog circuit layout, CMOS design principles, low- and high-voltage designs, parasitic extraction, LVS, DRC, and Cadence EDA tools; must be authorized to work in the US without sponsorship.
New York City or Palo Alto or London or Copenhagen or Seoul
$150k-$195k/yrHybridFull Time
Normal Computing: Building probabilistic AI and thermodynamic computing for semiconductor design.
4+ YOE4+ years full-cycle technical recruiting with direct ASIC/silicon/semiconductor experience; track record closing senior engineers; strong technical literacy in EDA/AI silicon; advanced Ashby/ATS proficiency.