36 eda engineer jobs at 19 companies in Pawtucket, RI
1mo
Save
Mark Applied
Hide
Senior Quantum EDA R&D Engineer – Superconducting Hardware Design
Everett or Santa Clara or Calabasas or Cambridge
$120k-$199k/yr OnsiteFull Time
Hands-on experience designing, modeling, simulating, or validating superconducting quantum hardware; microwave/RF design applied to quantum/cryogenic/EM systems; experience with EM/circuit simulators (ADS, EMPro, HFSS, CST, COMSOL); Python for automation; C++ helpful; MS/PhD or equivalent experience preferred.
ADS, EMPro, HFSS, CST, COMSOL, QuantumPro, ADS Quantum Layout, Quantum Circuit Simulation, Quantum System Analysis, Python, C++
1mo
Save
Mark Applied
Hide
Senior Quantum EDA R&D Engineer – Superconducting Hardware Design
Everett or Santa Clara or Calabasas or Cambridge
$120k-$199k/yr OnsiteFull Time
Hands-on experience with superconducting quantum hardware and microwave/RF design, EM/circuit simulation expertise, Python/C++ automation skills, and advanced degree or equivalent industry experience.
ADS, EMPro, HFSS, CST, COMSOL, QuantumPro, ADS Quantum Layout, Quantum Circuit Simulation, Quantum System Analysis, Python, C++
1mo
Save
Mark Applied
Hide
ASIC CAD Engineer
Cambridge, Massachusetts, United States
$82k-$220k/yr OnsiteFull Time
0+ YOEBachelor's in engineering (required) or higher, 5-7 years (Bachelors) / 3-5 years (Masters) / 0-2 years (PhD) ASIC/EDA experience; proficient with Cadence and Siemens EDA, GitLab, CI/CD, SOS, scripting, PDKs, Linux; able to obtain government security clearance.
Cadence, Siemens EDA, GitLab, CI/CD, SOS, PDK, Linux
3w
Save
Mark Applied
Hide
Senior RTL Design Engineer – DDR/LPDDR Memory Controller
Austin or Boxborough or Vancouver
HybridFull Time
Experience in digital design, Verilog/SystemVerilog, scripting (Python/Perl/Tcl), EDA tool flows, and DDR/LPDDR memory systems; bachelor’s or master’s in related field and strong communication and problem-solving skills.
Verilog, SystemVerilog, Python, Perl, Tcl, EDA tools
4d
Save
Mark Applied
Hide
Intern - Design Verification Infrastructure Engineer - Platform
Santa Clara or Austin or Berkeley or Boston
OnsiteFull Time
Software engineering experience with a compiled and a scripting language, modern engineering practices, production deployments; familiarity with Chisel/CIRCT/MLIR and EDA flows preferred.
Chisel, CIRCT, MLIR, Scala, Python
1mo
Save
Mark Applied
Hide
Application Engineer
San Jose or Austin or Cary or Columbia or Burlington
$74k-$138k/yr OnsiteFull Time
0+ YOEBachelor's degree in STEM required; entry-level new grad role with experience using EDA tools; familiarity with UNIX, C/C++, Perl, TCL, Python; fundamentals in design, verification, HDLs, synthesis, and timing.
Electronic design automation (EDA) tools, HDLs, UNIX, C/C++, Perl, TCL, Python
1mo
Save
Mark Applied
Hide
Application Engineer
San Jose or Cary or Austin or Burlington or Columbia
$74k-$138k/yr OnsiteFull Time
Bachelor's degree in STEM required; entry-level cohort program for new graduates. Familiarity with EDA tools, fundamentals of design/verification, UNIX, C/C++, Perl, TCL, Python; strong communication and problem-solving skills.
Electronic Design Automation (EDA), UNIX, C/C++, Perl, TCL, Python, Hardware Description Languages (HDLs)
4w
Save
Mark Applied
Hide
Senior Engineer, Digital Design Engineer
Wilmington, Massachusetts, United States
$117k-$161k/yr OnsiteFull Time
8+ YOELead methodology improvements for physical design flows across chip and SoC programs; strong physical design foundation, scripting/automation (Tcl/Python), EDA tool experience, and systematic problem solving.
Tcl, Python, Synopsys, Cadence
2mo
Save
Mark Applied
Hide
Design Verification Engineer - Viasat Government
Marlborough or Carlsbad
$133k-$210k/yr OnsiteFull Time
5+ YOEBachelor's in Electrical or Computer Engineering; 5+ years hardware verification with SystemVerilog/UVM; RTL verification; strong SystemVerilog/UVM; experience with industry EDA tools; US citizenship and active Secret clearance; willingness to travel up to 10%
SystemVerilog, UVM, Siemens Questa, Cadence, Synopsys, Mentor, Python, TCL
1mo
Save
Mark Applied
Hide
Senior Principal Engineer, Design Verification
Westborough, Massachusetts, United States
$205k-$303k/yr OnsiteFull Time
10+ YOEDegree in electrical/computer engineering, 10+ years verification experience (block-to-chip), strong System Verilog/UVM, Python or Perl, EDA tools, testplan/coverage development, technical leadership and debugging skills.
System Verilog, UVM, Python, Perl, EDA verification tools
4w
Save
Mark Applied
Hide
Physical Design Engineer
Beaver Brook or Phoenix
$122k-$200k/yr OnsiteFull Time
2+ YOEExperience implementing physical design flows for custom IP/SoC, proficiency with EDA tools, RTL/GDS knowledge, scripting (TCL), and 2+ years of relevant experience with a relevant degree.
industry-standard EDA tools, TCL, RTL, GDS
2mo
Save
Mark Applied
Hide
Field Application Engineer (Integrated Photonics)
Boston or Toronto or Singapore
HybridFull Time
5+ YOE5+ years in photonic product development; MSc/PhD in photonics or related field; experience with EDA vendors and PIC design; proficiency in Python; strong communication.
COMSOL, Ansys, RSoft, Cadence Virtuoso, Synopsys OptoCompiler, Luceda IPKISS
2mo
Save
Mark Applied
Hide
Physical Design Engineer
Westford, Massachusetts, United States
$116k-$219k/yr OnsiteFull Time
3+ YOEBSEE/MSEE or equivalent; 3+ years VLSI physical design on 5/4/3nm; expertise in P&R, timing closure, power/clock distribution, verification; experience with Synopsys/Cadence EDA tools; Python/Perl/Tcl/Make scripting.
ICC2, DC, PT, STAR, ICV, Genus, Innovus, Tempus, Python, Perl, Tcl, Make
2mo
Save
Mark Applied
Hide
Design Verification Engineer - Viasat Government
Marlborough or Carlsbad
$133k-$210k/yr OnsiteFull Time
5+ YOEBachelor's in EE/CE or related,5+ years hardware verification experience with SystemVerilog/UVM,experience with industry EDA tools,US citizenship and active Secret clearance required,ability to travel up to 10%.
SystemVerilog, UVM, Siemens Questa, Cadence, Synopsys, Mentor, AMD/Xilinx Vivado, Altera Quartus, Microchip Libero, TCL, Perl, Python, Linux
2w
Save
Mark Applied
Hide
Senior Principal Engineer, Physical Design
Santa Clara or Westborough
$178k-$266k/yr OnsiteFull Time
15+ YOEExtensive back-end physical design leadership for SoC implementation, 15+ years experience, expertise in floorplanning/place-and-route/timing closure, scripting automation, and modern EDA flows.
Makefile, Tcl, Python, Perl, PrimeTime, Tempus, PTSI, Voltus, Redhawk, PrimeRail, Quantus, StarRC, Formality, Verplex, Calibre, Hercules
1mo
Save
Mark Applied
Hide
Post Silicon Engineer (eInfochips)
Cupertino or Austin or Bedford
OnsiteFull Time
8+ YOE8+ years experience in silicon validation, strong programming (Python, Lua, C/C++, Rust, Go), computer architecture and chip/system validation, cloud CI/CD, firmware testing, Linux/Git, EDA simulation/emulation and hardware debug experience.
Python, Lua, C/C++, Rust, Go, SystemVerilog/UVM, VCS, Questa, Xcelium, Palladium, Zebu, Veloce, Linux, Git, CI/CD, oscilloscope, logic analyzer, protocol analyzer
1w
Save
Mark Applied
Hide
Sr. Design for Test (DFT) Engineer
Boston or Mountain View or Toronto
$154k-$218k/yr HybridFull Time
5+ YOEBachelor's in EE/CE,5+ years DFT experience for advanced ASICs,pre-/post-silicon validation,Python/TCL scripting,Verilog,ATPG/MBIST/JTAG expertise,commercial EDA DFT tool experience.
Python, TCL, Verilog, ATPG, MBIST, JTAG, Boundary Scan, ATE
1mo
Save
Mark Applied
Hide
Application Engineer
San Jose or Austin or Cary or Burlington or Columbia
$74k-$138k/yr OnsiteFull Time
Bachelor's degree in a STEM field required; entry-level rotational role for recent grads with EDA tool exposure. Knowledge of UNIX, C/C++, scripting (Perl, TCL, Python), HDLs, verification and physical design fundamentals; strong communication skills.
Electronic Design Automation (EDA) tools, UNIX, C/C++, Perl, TCL, Python, HDLs
1w
Save
Mark Applied
Hide
Intellectual Property Security Engineer
Santa Clara or Westford or Austin or Durham or Michigan
$184k-$357k/yr HybridFull Time
8+ YOE8+ years experience securing Linux infrastructure, threat modeling, securing engineering workflows, mentoring teams, and driving security practices for hardware IP; BS/MS in CS or equivalent.
Linux, CLI, EDA, HPC
1w
Save
Mark Applied
Hide
Kearney Activate- Senior Data Scientist & Product Engineer
Washington or Arlington or Boston
$100k-$150k/yr OnsiteFull Time
Senior generalist with end-to-end data science experience: framing, EDA, modeling, deployment, monitoring; Bachelor\u0002s degree in a relevant field; U.S. work authorization and ability to obtain Secret clearance.
Python, SQL, Power BI, Tableau, Git, Docker, Spark, JavaScript, React, CI/CD, LLMs, RAG
Explore Jobs
Expand Your Job Search
Top Cities Near Pawtucket for Eda Engineer
- Eda Engineer jobs in Boston, MA
- Eda Engineer jobs in Worcester, MA
- Eda Engineer jobs in Providence, RI
- Eda Engineer jobs in Cambridge, MA
- Eda Engineer jobs in New Bedford, MA
- Eda Engineer jobs in Brockton, MA
- Eda Engineer jobs in Fall River, MA
- Eda Engineer jobs in Quincy, MA
- Eda Engineer jobs in Lynn, MA
- Eda Engineer jobs in Newton, MA
- Eda Engineer jobs in Warwick, RI
- Eda Engineer jobs in Cranston, RI
- Eda Engineer jobs in Somerville, MA
- Eda Engineer jobs in Framingham, MA
- Eda Engineer jobs in Waltham, MA
- Eda Engineer jobs in Malden, MA
- Eda Engineer jobs in Brookline, MA
- Eda Engineer jobs in Medford, MA
- Eda Engineer jobs in Taunton, MA
- Eda Engineer jobs in Revere, MA