6 electronic design engineer jobs at 2 companies in Wilder, ID
1mo
Save
Mark Applied
Hide
Design for Test (DFT) Engineer
Boise, Idaho, United States
$115k-$170k/yr OnsiteFull Time
3+ YOEB.S. in electrical/electronics or equivalent, several years hands-on electronics test or board-level design experience, expertise in schematics/layout, test development, and DFT practices.
boundary scan/JTAG, flying probe, bed-of-nails, SPEA 4080, Keysight i3070, Python, C
2mo
Save
Mark Applied
Hide
Engineer, SIG Equip Software Design
Boise, Idaho, United States
HybridFull Time
Bachelor's in EE/CE or related field;开发 and modify equipment firmware/software using C, C++, Bash, Python on RHEL-compatible Linux and containers; read schematics; debug analog/digital circuitry, microcontrollers, PCBs; use electronic lab equipment.
C, C++, Bash, Python, RHEL, Linux, STL, Containers, DMM, Oscilloscope, Frequency Counter, SMU
1mo
Save
Mark Applied
Hide
Senior Layout Designer - Pathfinding
Boise or Richardson
OnsiteFull Time
3+ YOEAS or BS in Electronics/Electrical Engineering plus 3 years semiconductor layout design experience; strong EDA tool skills (Cadence Virtuoso, Synopsys, Calibre), physical verification, debugging, and communication.
Cadence Virtuoso, Synopsys, Calibre
1mo
Save
Mark Applied
Hide
Staff Layout Designer - Pathfinding
Boise or Richardson
OnsiteFull Time
10+ YOEAS or BS in Electronics/Electrical Engineering plus ~10 years semiconductor layout experience; deep EDA tool knowledge; debugging, automation, mentoring, and block leadership skills.
Cadence Virtuoso, Synopsys, Calibre
1mo
Save
Mark Applied
Hide
Senior Layout Designer - Pathfinding
Boise or Richardson
OnsiteFull Time
3+ YOEAS or BS in Electronics/Electrical Engineering plus 3+ years semiconductor layout experience; deep knowledge of EDA tools, strong verification and debugging skills, communication and leadership ability.
Cadence Virtuoso, Synopsys, Calibre
1mo
Save
Mark Applied
Hide
Staff Layout Designer - Pathfinding
Boise or Richardson
OnsiteFull Time
10+ YOEAS/BS in Electronics or related plus 10+ years semiconductor layout experience; deep EDA tool knowledge (Cadence Virtuoso, Synopsys, Calibre); debugging, automation, mentoring, and layout methodology expertise.
Cadence Virtuoso, Synopsys, Calibre