13 foundry engineering staff engineer jobs at 10 companies in San Jose, CA

2d
Save
Mark Applied
Hide
Technology Development Foundry Engineering – Senior Staff Engineer
Hillsboro or Albuquerque or Folsom or Santa Clara or Phoenix
$156k-$255k/yr HybridFull Time
Intel
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
4+ YOEMaster's degree and 6+ years or PhD and 4+ years of relevant industry experience, plus 4+ years in product/process integration, device, or yield engineering. Engineering or physical science degree required.
Multi-Project Wafer (MPW), High Volume Manufacturing (HVM), Gate-All-Around (GAA), Product Design Kit (PDK)
1mo
Save
Mark Applied
Hide
Staff Foundry Yield Engineer
Newport or San Jose or Seoul or Taipei
$140k-$170k/yr OnsiteFull Time
Vishay Intertechnology
Vishay IntertechnologyNYSE: VSH: Manufacturer of discrete semiconductors and passive electronic components.
10+ YOEBachelor's in Engineering, 10+ years semiconductor process experience, MOSFET/process integration and SPC/FMEA experience, EM/Statistical analysis, English communication, collaboration with foundry/R&D.
Spotfire, Extensio
2mo
Save
Mark Applied
Hide
Sr. Staff Foundry Engineer
San Jose, California, United States
OnsiteFull Time
Power Integrations
Power IntegrationsNASDAQ: POWI: Produces high-voltage integrated circuits for efficient power conversion.
12+ YOEBachelor's in EE/Physics/Materials/Chemical Eng; 12+ years semiconductor process experience; foundry and yield optimization expertise; device characterization and reliability problem-solving skills.
1mo
Save
Mark Applied
Hide
Technology Development Foundry Engineering – Staff Yield Engineer
Hillsboro or Folsom or Santa Clara or Austin or Phoenix
$156k-$255k/yr HybridFull Time
Intel
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
2+ YOEDegree in engineering or physical science with 2–6+ years semiconductor yield engineering experience; experience in yield analysis, defect/root-cause, inline/e-test/SORT data, foundry collaboration, and yield model/roadmap development.
1mo
Save
Mark Applied
Hide
Staff Simulation Engineer - Foundry
San Francisco, California, United States
$199k-$292k/yr OnsiteFull Time
DoorDash
DoorDashNASDAQ: DASH: On-demand delivery platform connecting consumers with local merchants.
10+ YOEMaster's or PhD in CS/EE/ME/Robotics/Aerospace, 10+ years in robotics or physics-based simulation, deep simulator internals expertise, simulation-autonomy integration, technical leadership experience.
MuJoCo, Gazebo, Isaac, Newton, Genesis, Covey
3w
Save
Mark Applied
Hide
Staff Simulation Engineer - Foundry, DoorDash Air
San Francisco, California, United States
$199k-$292k/yr OnsiteFull Time
DoorDash
DoorDashNYSE: DASH: Local food delivery and on-demand logistics platform.
10+ YOEMaster’s or PhD in a related engineering or computer science field, 10+ years in robotics or physics-based simulation, deep simulator expertise, autonomy integration, and technical architecture leadership.
MuJoCo, Gazebo, Isaac, Newton, Genesis, CI/CD, Microsoft?
1mo
Save
Mark Applied
Hide
Sr. Staff SiC Engineer
Sunnyvale, California, United States
$160k-$200k/yr OnsiteFull Time
Alpha & Omega Semiconductor
Alpha & Omega SemiconductorNASDAQ: AOSL: Designs and manufactures power semiconductor products for electronic systems.
5+ YOEMS or PhD in EE, 5+ years SiC device/product engineering experience, foundry experience, knowledge of device physics and fabrication, familiarity with JEDEC/AEC-Q101, and statistical analysis (JMP/Minitab).
JMP, Minitab
3mo
Save
Mark Applied
Hide
Staff Silicon Photonics Design Engineer
San Mateo, California, United States
$230k-$280k/yr OnsiteFull Time
Neurophos
Neurophos: Develops high-performance photonic processors for AI inference acceleration.
3+ YOEMS/PhD in EE, Photonics, or Applied Physics; 3+ years silicon photonics design; passive component design; tools for photonics and layout; foundry PDK experience; Python/MATLAB proficiency.
FDTD, EME, Ansys Lumerical, Synopsys Rsoft, Cadence Virtuoso, KLayout, GDSFactory, IPKISS, Python, MATLAB
2mo
Save
Mark Applied
Hide
Sr. Staff PIC Platform Engineer
Los Gatos, California, United States
OnsiteFull Time
Arycs Technologies
Arycs Technologies: Develops power-efficient coherent optical connectivity for AI and data centers.
5+ YOE5+ years in semiconductor process or foundry interface roles; experience with silicon photonics/CMOS; expertise in wafer fabrication, yield analysis, SPC/DOE, root-cause methods; strong cross-functional communication.
JMP, Python, MATLAB
3w
Save
Mark Applied
Hide
Staff Photonics Design and Layout Engineer
Boston or Mountain View or Toronto
$175k-$210k/yr HybridFull Time
Lightmatter
Lightmatter: Develops photonic processors and interconnects for AI data centers
3+ YOEMS+10yrs or PhD+3yrs industry experience in EE/Physics/Photonics, strong silicon photonics knowledge, Python proficiency, GDSFactory or similar, multiple photonic tapeouts; Cadence Virtuoso and foundry PDK experience preferred.
Python, GDSFactory, Cadence Virtuoso
2mo
Save
Mark Applied
Hide
Sr. Staff Engineer, Package and Interconnect Reliability
San Jose, California, United States
$180k-$223k/yr OnsiteFull Time
Ayar Labs
Ayar Labs: Develops optical interconnect technology for high-speed data movement.
6+ YOEBS in related field, 6+ years semiconductor packaging reliability experience, expertise in optical assembly, failure analysis/PoF, advanced packaging (2.5D/3D), and reliability statistics/standards; foundry collaboration experience preferred.
CSAM, High-resolution X-ray, SEM/EDX, FIB, Optical Interferometry, FEA, COUPE (Compact Optical Engine), CoWoS, InFO
3mo
Save
Mark Applied
Hide
PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |
Bay Area, California, United States
OnsiteFull Time
Eliyan
Eliyan: High-performance chiplet interconnect technology for artificial intelligence applications
15+ YOE15+ years ASIC CAD, design methodology, and physical design; multi-node, multi-foundry platform deployments; R2G across major nodes; UPF/CPF flows; clocking and chiplet/2.5D methods.
EDA tools, RTL-to-GDSII
3mo
Save
Mark Applied
Hide
PD - Sr Staff - Physical Verification Lead | Signoff & DRC
Bay Area, California, United States
OnsiteFull Time
Eliyan
Eliyan: High-performance chiplet interconnect technology for artificial intelligence applications
15+ YOE15+ years ASIC physical verification experience; lead tapeouts; multi-foundry expertise across major nodes and packaging; strong DRC/LVS/DFM background; PV automation and signoff leadership.
Calibre, IC Validator, Python, Perl, Tcl, GDSII