2mo
Save
Mark Applied
Hide
Sr FPGA Engineer
Richardson, Texas, United States
$150k-$163k/yr OnsiteFull Time
8+ YOEBS or MS in Electrical Engineering with 8+ years; DoD secret clearance; occasional travel; FPGA design with Xilinx; DSP, Linux experience.
Xilinx ISE, Vivado, VHDL, FPGA, DSP, PCIe, DDR3, Linux, Simulation, Synthesis
1w
Save
Mark Applied
Hide
FPGA ENGINEER II
McKinney, Texas, United States
$69k-$131k/yr OnsiteFull Time
2+ YOEU.S. citizen with active DoD Secret clearance, STEM degree and ≥2 years FPGA/ASIC experience (VHDL/Verilog/SystemVerilog), experience with AMD/Altera/Microchip toolchains, lab integration and verification skills.
VHDL, Verilog, SystemVerilog, AMD Vivado, Altera Quartus Prime Pro, Libero, High Level Synthesis (HLS)
1mo
Save
Mark Applied
Hide
Senior FPGA Engineer
Addison, Texas, United States
OnsiteFull Time
8+ YOEBSEE or equivalent, 8+ years FPGA development experience with Xilinx, strong VHDL skills, experience with video/audio pipelines and high-speed interfaces (PCIe, DDR, Ethernet, HDMI), AXI, Zynq, and lab debugging.
VHDL, Xilinx, Vivado, PCIe, DDR, Ethernet, HDMI, DisplayPort, DSI-2, GMSL, GigE, USB, AXI, Zynq, Linux, Logic Analyzer, Oscilloscope
2mo
Save
Mark Applied
Hide
FPGA Engineer (TX, Dallas-Fort Worth)
Dallas, Texas, United States
OnsiteFull Time
EndoSec: Security software and cryptographic hardware for government and defense.
FPGA design and development, IP cores, hardware security, languages (C/C++, Python, VHDL, Verilog), tools (Vivado, Quartus, GHDL), system integration, travel 10%, ability to obtain US government security clearance.
C/C++, Python, VHDL, Verilog, Tcl, Vivado, Questa, GHDL, Quartus Prime, Xilinx, Zynq, Versal, AXI, ACE, Avalon, IP Core, Simulation, cocotb, pyuvm, cryptography, System Integration
1d
Save
Mark Applied
Hide
Staff Engineer, FPGA Design (R5347)
Dallas, Texas, United States
$150k-$230k/yr OnsiteFull Time
Strong FPGA design, implementation, verification skills using VHDL/SystemVerilog; experience with timing closure, clock domain crossing, and high-performance digital communications; degree in STEM; Git proficiency.
VHDL, SystemVerilog, AMD/Xilinx development tools, Vivado, Git, TCL, AXI4, AXI-Stream, CI/CD
2mo
Save
Mark Applied
Hide
ASIC & FPGA Design Engineer Sr
Grand Prairie, Texas, United States
$101k-$201k/yr HybridFull Time
3+ YOEBachelor's in EE or related (Master's preferred); 3+ years FPGA design and verification experience; proficiency in VHDL/Verilog/SystemVerilog, FPGA toolsets (Vivado/Vitis), simulation (Synopsys VCS), GitLab; U.S. citizenship and ability to obtain DoD Secret clearance.
VHDL, Verilog, SystemVerilog, UVM, SystemC, Python, GitLab, Vivado, Vitis, Vitis HLS, Synopsys VCS, Synopsys EDA tools, C/C++, MATLAB/Simulink, Synopsys Synplify, NCSim, ChipScope, tcpdump, Wireshark, UltraScale
1d
Save
Mark Applied
Hide
Lead, Electrical Engineer (FPGA) 1 (41603)
Greenville or Plano
OnsiteFull Time
9+ YOEExperience in FPGA development with System Verilog/VHDL, DSP knowledge, MATLAB and embedded software familiarity; ability to obtain DoD clearance; U.S. citizenship required.
System Verilog, VHDL, MATLAB, Xilinx, Intel, MS Office, Mentor Graphics Questa Sim, ModelSim, QuestaOne
1mo
Save
Mark Applied
Hide
FPGA Implementation Specialist – 5G Radio Unit Digital Front End & High-PHY Solutions
Plano, Texas, United States
$105k-$195k/yr OnsiteFull Time
3+ YOEBachelor's in engineering, 3+ years FPGA development experience in telecom, strong RTL skills (VHDL/Verilog/SystemVerilog), experience with Vivado/Vitis and AMD Versal, DSP and FPGA implementation (synthesis, place-and-route, timing), lab validation and strong technical communication.
VHDL, Verilog, SystemVerilog, Vivado, Vitis, AMD Versal
1d
Save
Mark Applied
Hide
Production Chief Engineer
Smithfield or Plano
$165k-$224k/yr HybridFull Time
15+ YOEBachelor's in engineering (or equivalent), U.S. Person required, 15+ years electronics product design, 10+ years working with schematics/FPGAs/PCBs and PLM tools, experience with manufacturing/test integration and supplier readiness.
FPGAs, Product Lifecycle Management (PLM), CodeVue
1mo
Save
Mark Applied
Hide
Lead Electronics Design Engineer
Hampton or Greenbelt or Huntsville or Dallas or Houston or Denver or Mountain View or Edwards Air Force Base
$93k-$137k/yr OnsiteFull Time
3+ YOEBachelor's in EE/CE or related, 3+ years electronic design experience with SPICE tools, hands-on circuit design, FPGA/VHDL development, Altium/PSPICE familiarity, strong written and oral communication.
Altium Designer, PSPICE, VHDL, Field Programmable Gate Array (FPGA), Simulation Program with Integrated Circuit Emphasis (SPICE), oscilloscope, spectrum analyzer, logic analyzer
1w
Save
Mark Applied
Hide
Senior Hardware Engineer
Dallas, Texas, United States
OnsiteFull Time
7+ YOEBachelor's in EE/CE,7+ years hardware design experience,analog/digital circuit and embedded systems expertise,FPGA and verification tool experience,hardware testing and compliance knowledge.
Mentor Graphics Expedition xDX Designer, Verilog, ModelSim SE, Altera Quartus II, Quartus Prime, SignalTap II, Xilinx ISE, Vivado, Integrated Logic Analyzer, ChipScope, Lattice Diamond, IBM Rational ClearCase
1d
Save
Mark Applied
Hide
Aircraft Structural Dynamics Engineer
Wichita or Tucson or Opa-locka or Fort Worth or Windsor
OnsiteFull Time
15+ YOEUniversity engineering degree, 15+ years technical experience (10+ in aeronautics), 5+ years FPGA/ASIC or embedded software, knowledge of airborne software/hardware standards, DOORS/JAMA experience, C/C++/Ada95/Assembly/Python, OIQ membership preferred.
DOORS, JAMA, C, C++, Ada95, Assembly, Python
2mo
Save
Mark Applied
Hide
Senior Electrical Engineer
Irving or Bronx or Sacramento or Dallas
$125k-$135k/yr OnsiteFull Time
10+ YOE10+ years electrical engineering; analog/digital circuit design; up to 600VAC; PCB layout; Ethernet/CAN/RS232; elevator domain knowledge.
Altium, Embedded C, FPGA, CAN, Ethernet, RS232/422
1d
Save
Mark Applied
Hide
Production Chief Engineer
Smithfield or Plano
$165k-$224k/yr HybridFull Time
15+ YOEBachelor's degree in engineering or related field; U.S. Person required; 15+ years electronics product design; 10+ years in schematics, test architectures, and manufacturing integration; PLM experience; mentoring and cross-functional leadership skills.
PLM, FPGA
4w
Save
Mark Applied
Hide
Product Engineer (Dallas, TX, US, 75243)
Dallas, Texas, United States
OnsiteFull Time
0+ YOEBachelor's in Electrical or Computer Engineering required; 0-1 years electronics/test experience preferred; U.S. citizenship and active/obtainable DOD security clearance; up to 15% travel; programming and lab test experience.
Visual Studio .NET, C#, Python, Microsoft Office, MATLAB, Mathcad, Altera, Xilinx, FPGA
1mo
Save
Mark Applied
Hide
Technical Staff Engineer - Applications
San Jose or Addison or Allentown or Hauppauge
$91k-$232k/yr HybridFull Time
12+ YOEBachelors in EE/Comp Eng/Science required (Masters preferred); 12+ years FPGA architecture/design experience; 5+ years lab equipment use; expert VHDL/Verilog and C; experience with Libero/Vivado/Quartus, Linux, Keil/IAR/Eclipse, EDA tools; strong communication.
Libero, Vivado, Quartus, Keil, IAR, Eclipse, Linux, C, VHDL, Verilog, RISC-V, EDA tools, Oscilloscopes, Signal analyzers
3mo
Save
Mark Applied
Hide
Principal Engineer Digital Design
Irvine or California or Dallas or Texas
$164k-$241k/yr HybridFull Time
12+ YOEBachelor's degree in EE/Computer Engineering, 12+ years RTL design experience (Verilog/System Verilog), DSP algorithm implementation, fixed-point math, MATLAB/C/C++, FPGA/ASIC experience, and familiarity with EDA tools (Synopsys Design Compiler, Cadence).
Verilog, System Verilog, HDL, MATLAB, Simulink, C, C++, Synopsys Design Compiler, Cadence
3mo
Save
Mark Applied
Hide
Sensor Software Engineer
Allen, Texas, United States
OnsiteFull Time
5+ YOEBachelor's in computer science or software engineering; 5+ years embedded systems with vision sensors, image processing; C++, Python; RTOS/Linux; AWS; ISO-9001/AS-9100 familiarity.
C++, Python, RTOS, Linux, FPGA, DSP, AWS, NetSuite, Microsoft Office
1mo
Save
Mark Applied
Hide
Manager Systems Design and Architecture
Richardson, Texas, United States
OnsiteFull Time
10+ YOEBachelor's in EE/CE/CS, 10+ years in systems architecture or hardware design, experience leading technical teams, deep knowledge of memory/storage technologies (HBM, DDR/LPDDR, NVMe), FPGA/RTL prototyping, and strong communication skills.
FPGA, RTL, HBM, DDR, LPDDR, NVMe, GPU, CPU, DPU, JEDEC, UCIe, SNIA, PCI-SIG
10h
Save
Mark Applied
Hide
Hardware Designer
Dallas or United States
RemoteFull Time
5+ YOE5+ years electronics design experience, Bachelor's in Electrical/Computer Engineering, strong high-speed PCB and system design skills, FPGA familiarity, lab bring-up and verification, Cadence/OrCAD/LTSpice experience.
LTSpice, OrCAD Capture CIS, Cadence Allegro, Verilog, HLS, signal analyzer, oscilloscope, optical test set, signal generator, electronic load, VNA
Explore Jobs