5 fpga engineer jobs at 2 companies in Lawrence, IN
3mo
Save
Mark Applied
Hide
FPGA Engineer (IN, Indianapolis)
Indianapolis, Indiana, United States
OnsiteFull Time
EndoSec: Security software and cryptographic hardware for government and defense.
RTL, C/C++, Python, VHDL, Verilog, Tcl; hardware security, System Integration, cryptography; Xilinx, Versal, Stratix, Vivado; FPGA verification tools; cocotb, pyuvm; travel up to 10%; must be able to obtain an US government security clearance.
RTL, C/C++, Python, VHDL, Verilog, Tcl, Vivado, GHDL, Questa, Quartus Prime, Zynq, Versal, Agilex, AXI, ACE, Avalon, IP Core, FPGA verification tools, cocotb, pyuvm
1mo
Save
Mark Applied
Hide
Principal Engineer - FPGA/ASIC Design
Indianapolis or West Lafayette
$113k-$184k/yr HybridFull Time
3+ YOEU.S. citizen with degree in electronics/computer engineering and 3+ years experience (or higher degree), expertise in FPGA/ASIC design (VHDL/Verilog/SystemVerilog), DO-254 verification, timing closure, synthesis, testbenches, lab validation, and scripting (TCL/Python/Shell).
VHDL, Verilog, SystemVerilog, DO-254, TCL, Python, Shell, Windows, Linux, Git, SVN, Actel, Xilinx, MATLAB, Simulink, Cameo Systems Modeler (MagicDraw), ILA, JTAG, oscilloscopes, logic analyzers
3w
Save
Mark Applied
Hide
Principal Engineer - FPGA/ASIC Design
Indianapolis or West Lafayette
$113k-$184k/yr HybridFull Time
3+ YOEDesign, verify, integrate and test FPGA/ASIC solutions; develop RTL (VHDL/Verilog/SystemVerilog); achieve timing closure; lab validation; scripting and version control experience; U.S. citizenship required.
VHDL, Verilog, SystemVerilog, ILA, JTAG, TCL, Python, Shell, Git, SVN, Actel, Xilinx, MATLAB, Simulink, Cameo Systems Modeler (MagicDraw), Windows, Linux
1d
Save
Mark Applied
Hide
Principal Engineer - FPGA/ASIC Design
Reston or Washington, D.C. or Indianapolis or West Lafayette
$152k-$247k/yr HybridFull Time
5+ YOEBachelor's with 5+ years, master's with 3+ years, or PhD in electronics or computer engineering; U.S. citizenship required. FPGA/ASIC, RTL, VHDL/Verilog/SystemVerilog and verification experience required.
FPGA, ASIC, DO-254, VHDL, Verilog, SystemVerilog, TCL, Python, Shell, Windows, Linux, Git, SVN, Actel, Xilinx, MATLAB, Simulink, Cameo Systems Modeler, MagicDraw, SysML, ILA, JTAG, Microsoft Excel
1mo
Save
Mark Applied
Hide
Principal Embedded Systems Engineer (T05)
Indianapolis, Indiana, United States
OnsiteFull Time
12+ YOEBachelor's in EE/CE/SE or related STEM (Master's preferred); 12+ years embedded systems experience in safety-critical military/aerospace; expertise in embedded architecture, firmware/hardware design (C/C++, Python, RTOS, FPGA), defense protocols, requirements flowdown, V&V, and eligibility for DoD clearance; U.S. citizenship required.
C, C++, Python, RTOS, bare-metal, MIL-STD-1760, EBR-1553, CAN, OpenVPX, VME, CMOSS, FPGA, SoC, CCA/PCB, Git, Jenkins, Microsoft Azure DevOps, CI/CD pipelines, DO-178C, DO-254, MIL-STD-882E, ISO 26262, ARP4754/4761