9 implementation engineer jobs at 7 companies in Monterey, CA

3mo
Save
Mark Applied
Hide
Sr. Staff HW Engineer – ASIC Implementation
Los Gatos or Cleveland
OnsiteFull Time
Arycs Technologies
Arycs Technologies: Develops power-efficient coherent optical connectivity for AI and data centers.
10+ YOE10+ years ASIC digital implementation experience; RTL-to-synthesis, timing closure, UPF, tapeout readiness, and script-driven automation.
Design Compiler, Fusion Compiler, PrimeTime, UPF, PrimePower, Python, Tcl
3mo
Save
Mark Applied
Hide
Manufacturing Engineer
Morgan Hill, California, United States
$95k-$100k/yr OnsiteFull Time
Technetics Group
Technetics GroupNYSE: NPO: Designs and manufactures high-performance industrial seals and components.
Define and implement manufacturing process improvements; develop and update procedures; build routings in ERP; disposition DMRs/RMAs; support production and cross-functional teams.
Epicor ERP, SolidWorks, SPC, DOE, FMEA
3w
Save
Mark Applied
Hide
RTL / Circuit IP Design Engineer
San Jose, California, United States
$146k-$250k/yr HybridFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
Design and implement RTL/IP features; strong RTL/Verilog/System Verilog, UVM, UPF, SAPR, and simulation/debugging skills; scripting (Python/Perl/Ruby/Makefile/shell); Bachelors or Masters in computer/electrical engineering required.
RTL, UVM, Linux, Windows, Verilog, System Verilog, Python, Perl, Ruby, Makefile, shell, HLS, SAPR, UPF
1mo
Save
Mark Applied
Hide
SoC Physical Integration Engineer
San Jose, California, United States
$104k-$178k/yr HybridFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
Bachelor's degree in EE (Master's preferred); experience in SoC physical/electrical verification and tape-out; familiarity with physical implementation and P&R tools; simulation with SPICE/Verilog; scripting (Perl, Python, TCL, C-shell, Make); Unix/Linux.
Virtuoso, ICC2, FC, Innovus, SPICE, Verilog, RTL, Place and Route (P&R), Perl, Python, TCL, C-shell, Make, Unix/Linux, CAD
2mo
Save
Mark Applied
Hide
Senior Algorithms Engineer (all levels)
Campbell, California, United States
$180k-$250k/yr OnsiteFull Time
Summer Robotics
Summer Robotics: Developing microsecond-precise 3D robotic vision platforms.
5+ YOEDesign and implement real-time 3D perception algorithms; strong C++, math, embedded, 5+ years experience; MS/PhD in Mechanical Engineering or Robotics; on-site in Campbell, CA.
C++, CUDA, Embedded Systems, 3D Sensing, Lie Theory, Optimization, Linear Algebra
2mo
Save
Mark Applied
Hide
Quality Assurance Engineer II
Newark, California, United States
$85k-$97k/yr OnsiteFull Time
Vitesse Systems
Vitesse Systems: Designs and manufactures antenna and thermal systems for defense.
2+ YOEQA engineer with 2-5 years in manufacturing; design/implement quality plans, MRB/SCAR handling, calibration management, SPC analysis, and supplier quality improvement.
Geometric Dimensioning and Tolerancing, SPC, SCAR, MRB, MS Office, Excel
2mo
Save
Mark Applied
Hide
Software Engineer 5 - Ads Identity Graph
New York or Los Angeles or Los Gatos or Seattle
$388k-$558k/yr OnsiteFull Time
Netflix
NetflixNASDAQ: NFLX: Global video streaming and media production service.
Design, build, and operate large-scale Identity Graphs and Identity Resolution services; implement privacy-conscious identity pipelines; integrate with DSPs; manage big data and ensure governance.
Spark, Big Data, Identity Graph, Identity Resolution, DSPs, Data Governance, Privacy
1mo
Save
Mark Applied
Hide
DFx Methodology Architect
San Jose, California, United States
$146k-$250k/yr HybridFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
Expert in DFx architecture, RTL implementation (Verilog/SystemVerilog), timing and DFT; experience with Siemens Tessent flows, ATPG, IJTAG, SSN; scripting (Perl, Python, TCL); silicon debug; degree in computer/electrical engineering.
Verilog, SystemVerilog, Siemens Tessent, Tessent Shell, Tessent Scan, Tessent ATPG, Tessent MemoryBist, IJTAG, SSN, Perl, Python, TCL
2w
Save
Mark Applied
Hide
Product Manager - CAD Engineering Lead
Morgan Hill, California, United States
OnsiteFull Time
Specialized
Specialized: Designs and manufactures high-performance bicycles and cycling equipment.
8+ YOE8+ years in engineering systems/CAD/PLM with hands-on experience implementing major platforms, expertise in CAD data, BOM/ERP integration, automation (Python, VBA, APIs), vendor management, and roadmap leadership.
PTC Windchill, Creo, Siemens Teamcenter, NX, Dassault 3DEXPERIENCE, SolidWorks PDM, Python, VBA, APIs, CAD, PDM/PLM, PLM, ERP