21 llvm jobs at 8 companies in Burnet, TX

2mo
Save
Mark Applied
Hide
Senior LLVM Compiler Engineer
Santa Clara or Austin or Remote
$184k-$288k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs GPU-accelerated computing and artificial intelligence hardware.
6+ YOE6+ years experience with LLVM, Clang, MLIR; strong C++; open‑source collaboration.
LLVM, Clang, MLIR, C++
1mo
Save
Mark Applied
Hide
AI Compiler Engineer
Austin, Texas, United States
OnsiteFull Time
Ericsson
EricssonNasdaq Stockholm: ERIC B: Global provider of telecommunications equipment and services.
Expertise in MLIR/compiler architecture, production C++ and LLVM, lowering from JAX/StableHLO, concurrency and memory modeling for bare-metal silicon; strong correctness and performance focus.
MLIR, JAX, StableHLO, C++, TableGen, LLVM, CUDA
2d
Save
Mark Applied
Hide
Compiler Engineer
Santa Clara or Fort Collins or Beaver Brook or Hillsboro or Austin
$129k-$211k/yr HybridFull Time
Intel
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
3+ YOEBachelor's in CS or related with 3+ years (or Master's with 2+) in compiler or tools development; fluency in C/C++; Linux and Windows experience; familiarity with LLVM, OpenMP, and Fortran preferred.
C, C++, Linux, Windows, LLVM, LLVM IR, OpenMP, Fortran
2mo
Save
Mark Applied
Hide
Principal AI Compiler Engineer
Austin or San Jose or San Diego
OnsiteFull Time
NXP Semiconductors
NXP SemiconductorsNASDAQ: NXPI: Designs and manufactures semiconductors for automotive and IoT applications.
MS/PhD in CS/EE or equivalent; deep AI compiler experience; graph optimization; MLIR/LLVM/TVM; C/C++ and Python; AI workloads; Scrum experience.
MLIR, LLVM, TVM, PyTorch, TensorFlow, ONNX, C++, Python, CUDA
2mo
Save
Mark Applied
Hide
Senior Staff Engineer - AI Compiler (784666)
Austin, Texas, United States
OnsiteFull Time
Ericsson
EricssonNasdaq: ERIC: Manufactures telecommunications equipment and provides networking services.
5+ YOESenior AI compiler engineer with MLIR, LLVM, and C++ experience; greenfield MLIR dialects; hardware-specific IR lowering; memory modeling; production-grade compiler work.
MLIR, TableGen, LLVM, C++, JAX, StableHLO
1mo
Save
Mark Applied
Hide
Software Engineer II: AI Compiler Engineer
Austin, Texas, United States
HybridFull Time
Cadence Design Systems
Cadence Design SystemsNASDAQ: CDNS: Develops computational software and hardware for electronic system design.
3+ YOEBachelor's in CS/CE or equivalent, 3+ years C/C++ experience, Linux/Windows development, experience with LLVM/MLIR and compiler optimization techniques; Python and deep-learning framework experience preferred.
PyTorch, TensorFlow, Caffe, LLVM, MLIR, C, C++, Linux, Windows, Python, Glow, TVM, XLA, ONNX, NNEF, Xtensa, DSP, DMA
2mo
Save
Mark Applied
Hide
Member of Technical Staff, Hardware, Performance Engineer
Palo Alto or Austin
$200k-$420k/yr OnsiteFull Time
River AI
River AI: Building user-controlled, personalized AI with integrated local hardware.
5+ YOEBachelor's in EE/CE/CS and 5+ years experience with advanced process nodes; expert in C/C++ or SystemC; familiarity with compilers (LLVM/GCC/XLA), CUDA/Triton, computer architecture, and profiling/trace analysis.
C, C++, SystemC, LLVM, GCC, XLA, CUDA, Triton, QEMU
2w
Save
Mark Applied
Hide
HPC Customer Solutions Engineer
Minneapolis or Austin
HybridFull Time
NextSilicon
NextSilicon: Develops software-defined hardware accelerators for high-performance computing.
Master's or equivalent experience in CS/engineering/physics, proficiency in C/C++/Fortran, parallel programming (MPI/OpenMP/CUDA/OpenACC), LLVM, SLURM/PBS, Linux, and HPC performance tuning; strong communication; US citizenship preferred.
C, C++, Fortran, MPI, OpenMP, CUDA, OpenACC, LLVM, SLURM, PBS, Linux/Unix, Python, NumPy, Pandas, PyTorch, TensorFlow, JAX
2mo
Save
Mark Applied
Hide
Design Verification (DV) Engineer
Mountain View or Austin
$200k-$320k/yr OnsiteFull Time
DensityAI
DensityAI: Designing custom AI hardware accelerators for large language models.
Expert SystemVerilog and UVM verification skills; hands-on experience with logic simulators and waveform debuggers; coverage-driven verification, assertion and regression infrastructure experience; optional formal, Python/Tcl scripting, and RISC-V familiarity.
SystemVerilog, UVM, Synopsys VCS, Cadence Xcelium, Synopsys Verdi, Cadence SimVision, Python, Tcl, LLVM, RISC-V