5 noc engineer jobs at 3 companies in Fall River, MA

2d
Save
Mark Applied
Hide
Lead AI NOC Engineer
Somerville or Fort Mill or Austin or Boston or New York or Tempe or San Diego
$94k-$171k/yr HybridFull Time
Perficient
Perficient: Provides digital transformation and AI consulting for global enterprises.
8+ YOE5+ Mgmt8+ years in IT operations/SRE, 5+ years leading incident management; bachelor\u0002s or equivalent; hands-on Dynatrace and ServiceNow experience; cloud (AWS/Azure/GCP) expertise; ITIL/SRE/AIOps experience.
Dynatrace, ServiceNow, AWS, Azure, GCP
4w
Save
Mark Applied
Hide
Interconnect Design Engineer
Santa Clara or Cambridge or Austin or Boston
OnsiteFull Time
SiFive
SiFive: Designs and licenses high-performance RISC-V processor intellectual property.
Staff-level hardware engineer with experience designing interconnects, cache/coherency, RTL generators using Chisel/Scala; proficiency in Verilog/System Verilog/VHDL and hardware-software engineering practices; BS/MS in EE/CE/CS or equivalent.
Chisel, Scala, FIRRTL, Verilog, System Verilog, VHDL, TileLink, RISC-V, NoC, AXI, AHB, APB, CHI, Bluespec, Git, GitHub, Jira, Confluence
3w
Save
Mark Applied
Hide
Interconnect Design Engineer
Santa Clara or Cambridge or Austin or Boston
$179k-$219k/yr OnsiteFull Time
SiFive
SiFive: Designs and licenses high-performance RISC-V processor intellectual property.
Design and implement TileLink interconnect, cache controllers and RTL generators; knowledge of cache coherency, NoC/interconnects, bus protocols (AXI/AHB/APB/CHI), RTL (Verilog/SystemVerilog/VHDL), and strong software engineering skills (Scala/Chisel preferred).
Chisel, Scala, FIRRTL, Verilog, System Verilog, VHDL, TileLink, RISC-V, AXI, AHB, APB, CHI, Git, GitHub, Jira, Confluence
3w
Save
Mark Applied
Hide
Principal Interconnect Design Engineer
Santa Clara or Cambridge or Austin or Boston
$231k-$283k/yr OnsiteFull Time
SiFive
SiFive: Designs and licenses high-performance RISC-V processor intellectual property.
Expertise in interconnects, cache/coherency, NoC and bus protocols (AXI, AHB, APB, CHI, CXL, UCIe); RTL design in Verilog/SystemVerilog/VHDL; experience with Chisel/FIRRTL/Scala preferred; BS/MS in EE/CE/CS or equivalent.
Chisel, Scala, FIRRTL, Verilog, System Verilog, VHDL, Git, GitHub, Jira, Confluence
2mo
Save
Mark Applied
Hide
Software Support Engineer
Wilmington, Massachusetts, United States
$82k-$113k/yr HybridFull Time
Symbotic
SymboticNasdaq: SYM: AI-powered robotics and software for warehouse automation.
2+ YOE2+ years in technical support/NOC; Bachelor's degree in engineering or related field; strong problem-solving; Python scripting; Linux/Unix experience; on-call availability; ability to work cross-functionally.
Python, Linux/Unix, Tableau, PowerBI, Data Warehouses, C, C++, JavaScript