3w
Save
Mark Applied
Hide
Director - Post-Silicon Validation (Functional)
Austin, Texas, United States
OnsiteFull Time
Hands-on post-silicon validation experience with embedded C/C++, Python and Linux; strong debug and analytical skills; ability to lead multi-discipline teams; understanding of ML workloads and digital ASIC validation.
C/C++, Python, Linux, FPGA, Emulator, PCIe, Ethernet, LPDDR, DDR, HBM, I2C, I3C, SPI, Arm
1mo
Save
Mark Applied
Hide
IA Core Post Silicon Validation Engineer
Austin, Texas, United States
$122k-$232k/yr OnsiteFull Time
6+ YOEBachelor's or higher in electrical/computer engineering or computer science; 6+ years with BA/BS or 4+ with MS or 2+ with PhD; strong C/C++, Perl, Python; CPU architecture and debug experience.
C, C++, Perl, Python, Emulation
3mo
Save
Mark Applied
Hide
Senior Silicon Validation Engineer
Santa Clara or Austin or California
$168k-$311k/yr OnsiteFull Time
10+ YOEBS/MS in EE/ECE/CS or equivalent, 10+ years experience, strong debugging and problem-solving, post-silicon bringup/validation experience, cross-functional collaboration, familiarity with lab equipment.
logic analyzer, oscilloscope, ATE
1mo
Save
Mark Applied
Hide
Post Silicon Engineer (eInfochips)
Cupertino or Austin or Bedford
OnsiteFull Time
8+ YOE8+ years experience in silicon validation, strong programming (Python, Lua, C/C++, Rust, Go), computer architecture and chip/system validation, cloud CI/CD, firmware testing, Linux/Git, EDA simulation/emulation and hardware debug experience.
Python, Lua, C/C++, Rust, Go, SystemVerilog/UVM, VCS, Questa, Xcelium, Palladium, Zebu, Veloce, Linux, Git, CI/CD, oscilloscope, logic analyzer, protocol analyzer
1mo
Save
Mark Applied
Hide
Post-Silicon Full-Chip Validation Engineer
Austin or Santa Clara
$81k-$138k/yr HybridFull Time
3+ YOESeveral years of CPU/SoC post-silicon validation experience; strong C, C++ and Python programming; Linux and Windows Server knowledge; familiarity with agentic AI and lab equipment; Bachelor’s degree in EE/CE/CS or related.
C, C++, Python, Linux, Windows Server, Windows Hyper-V, Linux KVM, VMware ESXi, agentic AI, oscilloscope, logic analyzer, protocol analyzer
3d
Save
Mark Applied
Hide
Post-Silicon Systems Validation Engineer I, Annapurna Labs
Austin, Texas, United States
$111k-$160k/yr OnsiteFull Time
Bachelor's in CS/CE/EE/Data Science, strong programming in two+ of C/C++, Rust, Go, Python, Lua; familiarity with computer architecture, Linux, Git, and system/validation workflows; experience with RTL/emulation and silicon bring-up preferred.
Python, Lua, C/C++, Rust, Go, SystemVerilog, UVM, VCS, Questa, Xcelium, Palladium, Zebu, Veloce, Git, Linux, AWS
3w
Save
Mark Applied
Hide
Sr. Manager - Silicon Validation
Austin, Texas, United States
OnsiteFull Time
15+ YOE5+ MgmtBS/MS in EE/CE (required), 15+ years semiconductor experience including post-silicon validation, 5+ years leading teams, experience with mixed-signal SoCs, lab instrumentation, and validation automation using Python/TCL/C/C++.
Python, TCL, C, C++
2d
Save
Mark Applied
Hide
Principal Silicon Engineer
Mountain View or Austin or Hillsboro or Redmond or Raleigh
$143k-$275k/yr HybridFull Time
3+ YOEPhD/MS/BS in EE/CE/CS or related with relevant years of experience, strong PLL and high-speed clocking expertise, post-silicon validation skills, scripting (Python/Perl), Matlab/Simulink knowledge, and ability to pass Microsoft security/export screenings.
Python, Perl, Matlab (Simulink), Analog Behavioural Modeling (ABM)
1mo
Save
Mark Applied
Hide
Sr. ASIC DFT Engineer (Silicon)
Sunnyvale or Austin or Irvine
$135k-$185k/yr OnsiteFull Time
5+ YOEBachelor’s in electrical or computer engineering or physics; 5+ years in DFT/post-silicon validation; strong scripting and test automation.
Perl, Python, Tcl, C++, Siemens Tessent
3w
Save
Mark Applied
Hide
ASIC DFT Engineer
San Jose or Austin
$165k-$241k/yr HybridFull Time
7+ YOEBachelor's or Master's in Electrical/Computer Engineering with 7+ years experience in DFT, ATPG, Jtag/scan/BIST, EDA tools (TestMax/Tetramax/Tessent/PrimeTime), gate-level simulation, and post-silicon validation.
Jtag, BIST, ATPG, TestMax, Tetramax, Tessent, PrimeTime, VCS, P1687, System Verilog, Verilog
6d
Save
Mark Applied
Hide
GPU Physical Design Engineer, STA/Timing
Austin, Texas, United States
OnsiteFull Time
Perform timing closure for complex GPU designs, collaborate with architecture/RTL/synthesis/DFT/physical and post-silicon teams, and drive timing convergence and validation across product development.
1mo
Save
Mark Applied
Hide
System Firmware Test Development Engineer
Markham or Austin
$148k-$222k/yr OnsiteFull Time
Experience in firmware/software development or system validation; strong computer architecture foundation; SoC validation and pre-/post-silicon testing experience; proficiency in C/C++ and scripting (Python, Perl, Bash); Bachelor's/Master's preferred.
Simics, C, C++, Python, Perl, Bash, Simics, BIOS, UEFI, ACPI, SMBIOS, DXE, TPM, SPDM, MCTP, PLDM, SR-IOV, PCIe, CXL