8 post silicon validation engineer jobs at 2 companies in Portland, OR
2mo
Save
Mark Applied
Hide
Post-silicon Validation and Debug Engineer
Hillsboro or Folsom
$106k-$200k/yr OnsiteFull Time
2+ YOEBachelor's degree in EE/CE/CS, 2+ years post-silicon validation/pre-silicon verification or design experience, 1+ year with silicon validation lab equipment and scripting (Python, C/C++, Perl); strong debugging, communication, and cross-functional collaboration skills.
Python, C/C++, Perl, Logic analyzer, Oscilloscope
2mo
Save
Mark Applied
Hide
Post-silicon Validation and Debug Engineer
Hillsboro or Folsom
$106k-$200k/yr OnsiteFull Time
3+ YOEBachelor's or master's in EE/CE/CS with post-silicon validation and CPU/SoC experience; scripting in Python/C/C++/Perl; hardware debugging tools knowledge.
Python, C, C++, Perl, Logic analyzers, Oscilloscopes
4w
Save
Mark Applied
Hide
Principal Silicon Engineer
Mountain View or Austin or Hillsboro or Redmond or Raleigh
$143k-$275k/yr HybridFull Time
3+ YOEPhD/MS/BS in EE/CE/CS or related with relevant years of experience, strong PLL and high-speed clocking expertise, post-silicon validation skills, scripting (Python/Perl), Matlab/Simulink knowledge, and ability to pass Microsoft security/export screenings.
Python, Perl, Matlab (Simulink), Analog Behavioural Modeling (ABM)
3w
Save
Mark Applied
Hide
Principal Silicon Engineer - System Modeling
Mountain View or Redmond or Raleigh or Hillsboro or Austin
$143k-$275k/yr HybridFull Time
3+ YOEDoctorate/Master's/Bachelor's with corresponding technical experience; security screening and export-control eligibility required; post-silicon validation, modeling, and analog/SerDes experience preferred.
Matlab (Simulink), Python, Perl, Cadence Spectre, HSPICE
2w
Save
Mark Applied
Hide
SoC HW (Digital, Analog or PnP) Validation Engineer
Hillsboro, Oregon, United States
$102k-$202k/yr HybridFull Time
1+ YOEExperience in post-silicon validation, SoC debug, test content and tools development; proficiency with Python or C/C++; degree in EE/CE/CS with 1–2+ years technical engineering experience; ability to pass security/export screening.
Python, C/C++, JTAG, protocol analyzers, bit error rate tester, logic analyzers, oscilloscope, emulation, FPGA
2w
Save
Mark Applied
Hide
Senior Design Verification Engineer
Mountain View or Redmond or Hillsboro
$120k-$235k/yr HybridFull Time
Experience creating verification environments, pre-/post-silicon validation, strong knowledge of verification methodologies and languages, and ability to pass security/export screenings.
Verilog, VHDL, System Verilog, UVM, C/C++, Python, Ruby, Perl, Makefiles, FPGA
2mo
Save
Mark Applied
Hide
Senior Firmware Development Engineer
Mountain View or Redmond or Hillsboro
$120k-$235k/yr HybridFull Time
5+ YOEDegree in EE/CE/CS or equivalent experience; significant firmware/embedded or post-silicon validation experience; proficiency in C++ and hardware technologies (PCIe, memory); ability to pass Microsoft security screening.
C++, PCIe, DMAs, DDR, HBM, CMake, CI/CD, NCCL, Mistral, CUDA, GPU, MAIA, TDP, PVT
2mo
Save
Mark Applied
Hide
Senior Analog Design Engineer
Phoenix or Chandler or Hillsboro
$191k-$269k/yr HybridFull Time
6+ YOEBSc in EE or related, 6+ years analog/mixed-signal design experience for high-speed SerDes or similar, proficiency with Cadence/HSPICE, post-silicon validation, and strong communication and debugging skills.
Cadence Virtuoso/ADE, HSPICE, Cadence, Synopsys, Verilog-A, MATLAB, Python, Tcl