26 semiconductor process engineer jobs at 3 companies in Cotati, CA

1mo
Save
Mark Applied
Hide
Semiconductor Process Development Engineer - Lithography
Santa Rosa, California, United States
$127k-$212k/yr OnsiteFull Time
Keysight Technologies
Keysight TechnologiesNew York Stock Exchange: KEYS: Manufactures hardware and software for electronic test and measurement.
5+ YOEMS or PhD in materials/chemical engineering/physics/chemistry,5+ years semiconductor lithography process experience,SPC and DOE proficiency,cleanroom experience,strong problem-solving and communication skills.
CD-SEM, SPC, DOE, overlay metrology, coating track, exposure tool
1w
Save
Mark Applied
Hide
Process Engineer – Semiconductor Heterogeneous Integration
Santa Rosa, California, United States
$127k-$212k/yr OnsiteFull Time
Keysight Technologies
Keysight TechnologiesNYSE: KEYS: Provides electronic design, test, and simulation software and hardware.
3+ YOEB.S./M.S./Ph.D. in engineering or materials science, 3+ years semiconductor manufacturing experience, strong analytical, collaboration and communication skills, experience with packaging, DfM, interconnects, and DOE preferred.
3d
Save
Mark Applied
Hide
Process Engineer 3
Fremont or San Francisco or Oakland
$86k-$192k/yr HybridFull Time
Lam Research
Lam ResearchNASDAQ: LRCX: Manufacturing equipment used to fabricate advanced semiconductor microchips.
3+ YOEMaster's in materials science, chemical engineering, chemistry, physics, or related field plus 3+ years' experience; or PhD with no professional experience. Scientific computing and semiconductor process knowledge preferred.
MATLAB, Python, JMP, Minitab, Statistical Process Control (SPC), Design of Experiments (DOE), Atomic Layer Deposition (ALD), Chemical Vapor Deposition (CVD), Plasma Enhanced Chemical Vapor Deposition (PECVD), Physical Vapor Deposition (PVD), Plasma Physics, Reactive Ion Etching (RIE), Atomic Layer Etching (ALE), Inductively Coupled Plasma (ICP), Capacitively Coupled Plasma (CCP)
3w
Save
Mark Applied
Hide
Lead Photonics Integrated Circuit Engineer
San Francisco or United States
HybridFull Time
Terra Quantum
Terra Quantum: Developing hybrid quantum software and cloud-based quantum computing services.
PhD in physics/EE with deep expertise in quantum photonics, semiconductor process integration, PIC design/tape-out, modelling and characterization; experience with Cadence Virtuoso, verification flows and photonic simulation tools.
C++, Python, SKILL, TCL, HDL, MATLAB, Lumerical, COMSOL, MEEP, Cadence Virtuoso, Calibre, Hercules, ICV, Dracula, Primeyield, Verilog-A

Explore Jobs

Expand Your Job Search