3mo
Save
Mark Applied
Hide
Process Engineer – Advanced Semiconductor Packaging
Santa Rosa, California, United States
$127k-$212k/yr OnsiteFull Time
3+ YOEBS/MS/PhD in mechanical engineering, manufacturing engineering, materials science, physics, chemistry or related fields with 2-5+ years in semiconductor fabrication or advanced packaging.
Wafer fabrication equipment, Process automation, Statistical process control, Design of experiments, Thermocompression, Flip chip bonding, Surface Mount Technology, Die singulation, Semiconductor fabrication, Heterogeneous integration, Advanced packaging, New technology introduction, New product introduction
2w
Save
Mark Applied
Hide
Semiconductor Die Fab Process Engineer
Santa Rosa, California, United States
$127k-$212k/yr OnsiteFull Time
5+ YOEB.S. or M.S. in engineering or physics, 5+ years in advanced semiconductor processes (III-V preferred); experience with heterogeneous integration, MMIC wafer thinning, wafer separation, dicing, inspection, SPC and DOE; strong analytical and communication skills; must be U.S. citizen or lawful permanent resident; local to Santa Rosa or willing to re...
3mo
Save
Mark Applied
Hide
Process Engineer – Advanced Semiconductor Packaging
Santa Rosa, California, United States
$127k-$212k/yr OnsiteFull Time
2+ YOEBS/MS/PhD in engineering with 2-5+ years in semiconductor fabrication/advanced packaging.
1mo
Save
Mark Applied
Hide
Semiconductor Process Engineering Technician - Lithography
Santa Rosa, California, United States
$60k-$120k/yr OnsiteFull Time
6+ YOE6+ years as Engineering Technician in lithography/metrology and semiconductor processes; hands-on fabrication; SPC/DOE; strong problem-solving/communication; high school or higher; III-V experience preferred.
Semiconductor lithography equipment, Metrology tools, DOE, SPC
1mo
Save
Mark Applied
Hide
Semiconductor Process Development Engineer - Lithography
Santa Rosa, California, United States
$127k-$212k/yr OnsiteFull Time
5+ YOEM.S. or Ph.D. in Materials Science/Chemical Engineering/Physics/Chemistry, 5+ years semiconductor process development experience (recent cleanroom grads considered), deep lithography expertise (coating, exposure, overlay, CD-SEM), SPC/DOE experience, strong problem-solving and communication; must be U.S. person and local or willing to relocate to S...
CD-SEM, SPC, DOE
3mo
Save
Mark Applied
Hide
Sr. Process Engineer
Hayward, California, United States
$109k-$119k/yr OnsiteFull Time
5+ YOE5+ years in process/equipment engineering in batteries/semiconductors; BS in engineering or related field; strong DOE, data analysis, and problem-solving skills.
Coating, Slurry mixing, Calendering, DOE, Python, JMP
3w
Save
Mark Applied
Hide
Process Engineer - System In Package - Alternative Hours
Santa Rosa, California, United States
$139k-$232k/yr OnsiteFull Time
2+ YOEBachelor's in engineering or related field, 2+ years manufacturing/semiconductor/hardware experience, process and equipment troubleshooting, independent operations support, strong judgment, and communication skills.
3mo
Save
Mark Applied
Hide
R&D Process Engineer - Metrology
Santa Rosa, California, United States
OnsiteFull Time
5+ YOEMetrology-focused process development, SPC/DOE, and semiconductor experience; MS/PhD in a related field; 5+ years hands-on experience; strong problem-solving and cross-functional communication; willing to relocate to Santa Rosa.
Ellipsometry, CDSEM, Overlay, Profilometry, X-ray Fluorescence, Particle Inspection, Automatic Optical Inspection, Four-Point Probing, JMP, SPC, DOE
3w
Save
Mark Applied
Hide
R&D Process Engineer - Wafer Wet Process Engineer
Santa Rosa, California, United States
$139k-$232k/yr OnsiteFull Time
5+ YOEM.S. or Ph.D. in materials-related field; 5+ years process engineering experience with semiconductor wet processes (CMP, stripping, etch, plating); familiarity with chemical handling, SPC and DOE, strong problem-solving and communication skills.
JMP
3mo
Save
Mark Applied
Hide
R&D Process Engineer - Metrology
Santa Rosa, California, United States
$139k-$232k/yr OnsiteFull Time
5+ YOEMetrology-focused process development, SPC/DOE, data analytics, cross-functional collaboration, 5+ years semiconductor processing experience.
Metrology tools, SPC, DOE, Statistical tools, JMP
1w
Save
Mark Applied
Hide
Semiconductor Data Science and Machine Learning Engineer
Santa Rosa, California, United States
$127k-$212k/yr OnsiteFull Time
5+ YOERequires MS/PhD or BS in related field, 5+ years developing/deploying ML models with ONNX, 3+ years semiconductor manufacturing/process experience, strong communication and cross‑functional collaboration.
ONNX
3mo
Save
Mark Applied
Hide
IC Wafer Fab Process Engineering Technician
Santa Rosa, California, United States
$72k-$120k/yr OnsiteFull Time
3+ YOEHigh school diploma+, 3+ years plasma etching/deposition, semiconductor fabrication experience, SPC/DOE knowledge, strong communication, self-motivated.
plasma etch, PECVD, wet etch, electroplating, metrology equipment, statistical process control, design of experiments, Excel
1d
Save
Mark Applied
Hide
Lead Photonics Integrated Circuit Engineer
San Francisco or United States
HybridFull Time
PhD in physics/EE with deep expertise in quantum photonics, semiconductor process integration, PIC design/tape-out, modelling and characterization; experience with Cadence Virtuoso, verification flows and photonic simulation tools.
C++, Python, SKILL, TCL, HDL, MATLAB, Lumerical, COMSOL, MEEP, Cadence Virtuoso, Calibre, Hercules, ICV, Dracula, Primeyield, Verilog-A