1mo
Save
Mark Applied
Hide
Semiconductor Process Development Engineer - Lithography
Santa Rosa, California, United States
$127k-$212k/yr OnsiteFull Time
5+ YOEMS or PhD in materials/chemical engineering/physics/chemistry,5+ years semiconductor lithography process experience,SPC and DOE proficiency,cleanroom experience,strong problem-solving and communication skills.
CD-SEM, SPC, DOE, overlay metrology, coating track, exposure tool
6d
Save
Mark Applied
Hide
Process Engineer – Semiconductor Heterogeneous Integration
Santa Rosa, California, United States
$127k-$212k/yr OnsiteFull Time
3+ YOEB.S./M.S./Ph.D. in engineering or materials science, 3+ years semiconductor manufacturing experience, strong analytical, collaboration and communication skills, experience with packaging, DfM, interconnects, and DOE preferred.
6d
Save
Mark Applied
Hide
Process Engineer – Semiconductor Heterogeneous Integration
Santa Rosa, California, United States
$127k-$212k/yr OnsiteFull Time
3+ YOEBS/MS/PhD in engineering or materials science,3+ years semiconductor manufacturing experience,strong analytical and communication skills,ability to collaborate across design and manufacturing,local to Santa Rosa or willing to relocate,U.S. person required.
Design of Experiments (DOE), SiP, SMT
1mo
Save
Mark Applied
Hide
Semiconductor Process Development Engineer - Lithography
Santa Rosa, California, United States
$127k-$212k/yr OnsiteFull Time
5+ YOEM.S. or Ph.D. in Materials Science/Chemical Engineering/Physics/Chemistry, 5+ years semiconductor process development experience (recent cleanroom grads considered), deep lithography expertise (coating, exposure, overlay, CD-SEM), SPC/DOE experience, strong problem-solving and communication; must be U.S. person and local or willing to relocate to S...
CD-SEM, SPC, DOE
1mo
Save
Mark Applied
Hide
R&D Process Engineer - Wafer Wet Process Engineer
Santa Rosa, California, United States
$139k-$232k/yr OnsiteFull Time
5+ YOEM.S. or Ph.D. in materials/chemical/physics/chemistry,5+ years process engineering experience in semiconductor wet/CMP/etch/plating,SPC/DOE experience,proven problem-solving,ability to access export-controlled items (US person required).
JMP
1mo
Save
Mark Applied
Hide
Process Engineer - System In Package - Alternative Hours
Santa Rosa, California, United States
$139k-$232k/yr OnsiteFull Time
2+ YOEBachelor's in engineering or related field, 2+ years manufacturing/semiconductor/hardware experience, process and equipment troubleshooting, independent operations support, strong judgment, and communication skills.
1mo
Save
Mark Applied
Hide
R&D Process Engineer - Wafer Wet Process Engineer
Santa Rosa, California, United States
$139k-$232k/yr OnsiteFull Time
5+ YOEM.S. or Ph.D. in materials-related field; 5+ years process engineering experience with semiconductor wet processes (CMP, stripping, etch, plating); familiarity with chemical handling, SPC and DOE, strong problem-solving and communication skills.
JMP
1mo
Save
Mark Applied
Hide
Process Engineer - System In Package - Alternative Hours
Santa Rosa, California, United States
$139k-$232k/yr OnsiteFull Time
2+ YOEBachelor's in engineering or related field, 2+ years manufacturing/semiconductor or related experience, troubleshooting and production support skills, ability to work off-peak hours and relocate to Santa Rosa, CA.
3w
Save
Mark Applied
Hide
Semiconductor Data Science and Machine Learning Engineer
Santa Rosa, California, United States
$127k-$212k/yr OnsiteFull Time
5+ YOERequires MS/PhD or BS in related field, 5+ years developing/deploying ML models with ONNX, 3+ years semiconductor manufacturing/process experience, strong communication and cross‑functional collaboration.
ONNX
2w
Save
Mark Applied
Hide
Lead Photonics Integrated Circuit Engineer
San Francisco or United States
HybridFull Time
PhD in physics/EE with deep expertise in quantum photonics, semiconductor process integration, PIC design/tape-out, modelling and characterization; experience with Cadence Virtuoso, verification flows and photonic simulation tools.
C++, Python, SKILL, TCL, HDL, MATLAB, Lumerical, COMSOL, MEEP, Cadence Virtuoso, Calibre, Hercules, ICV, Dracula, Primeyield, Verilog-A
1mo
Save
Mark Applied
Hide
In-Fab Wafer Test Engineer
Santa Rosa, California, United States
$93k-$155k/yr OnsiteFull Time
2+ YOEBachelor's in Electrical Engineering or equivalent,2+ years testing RF/analog/digital circuits,knowledge of microwave and semiconductor device processing,experience with electrical test instrumentation and automated test,strong problem solving and communication.
C#, .NET, Visual Studio, SPECS Test Framework