6 sta jobs at 6 companies in Massachusetts
1mo
Save
Mark Applied
Hide
Sr. Staff Physical Design Timing Engineer (STA)
Boston or Mountain View or Toronto
$217k-$267k/yr HybridFull Time
12+ YOEBachelor's in EE/CE, 12 years physical design experience (minimum 5 years hands-on ASIC STA/timing closure), experience with Cadence or Synopsys flows, Tempus/PrimeTime, scripting (TCL, Python, PERL, Shell), strong problem-solving and communication.
Tempus, PrimeTime, Cadence, Synopsys, TCL, Python, PERL, Shell
1mo
Save
Mark Applied
Hide
SoC Physical Design Engineer, STA/Timing
Waltham, Massachusetts, United States
OnsiteFull Time
Responsible for physical implementation of design partitions from netlist to tapeout for complex SoC using state-of-the-art process technology.
2mo
Save
Mark Applied
Hide
ASIC Physical Design Engineer
Maynard or Austin
$136k-$195k/yr HybridFull Time
5+ YOEBachelors in Engineering with 5+ years or Masters in Engineering with 3+ years in ASIC physical design; experience with floorplanning, place-and-route, STA, timing closure, DFT collaboration, scripting, and design flow optimization.
Cadence Innovus, Synopsys ICC2, Synopsys DC/FC, Synopsys Formality, Cadence LEC, Tempus, Python, TCL, Perl
2mo
Save
Mark Applied
Hide
Senior ASIC Timing Engineer
Westford or Durham
$168k-$311k/yr OnsiteFull Time
4+ YOEBS in ECE (8+ yrs) or MS (4+ yrs) in synthesis and timing; hands-on STA, timing constraints, ECOs, physical design and synthesis/LEC; experience with Synopsys PrimeTime or Cadence Tempus; Python, Tcl, Make scripting.
Synopsys PrimeTime, Cadence Tempus, Python, Tcl, Make
2mo
Save
Mark Applied
Hide
CDL HazMat - Malden, MA
Malden, Massachusetts, United States
OnsiteFull Time
2+ YOEValid CDL Class A with Hazmat endorsement; TSA STA; minimum 2 years verifiable CDL experience; clean driving record; ability to pass DOT physical, TSA background check, and drug/alcohol screening; knowledge of Hazmat regulations; passport required.
CDL, Hazmat, TSA STA
3w
Save
Mark Applied
Hide
Mixed Signal Logic Design Engineer
Hillsboro or Santa Clara or Austin or Massachusetts
$164k-$232k/yr HybridFull Time
4+ YOEExpert-level Verilog/SystemVerilog RTL design, digital logic and RTL-to-GDSII flow knowledge; 4+ years industry experience (Master's) or 7+ years (Bachelor's); mixed-signal integration and debugging skills.
Verilog, SystemVerilog, EDA tools, Perl, TCL/Tk, Python, STA