Apple
Posted 4mo ago

ASIC Design Engineer

Apple
Beaverton, Oregon, United States
OnsiteFull Time
Responsibilities
  • Write RTL
  • Design logic
  • Integrate IPs
Requirements
  • BS and 10+ years of relevant industry experience
  • Verilog RTL design experience
Technical tools mentioned
VerilogRTLSynthesisEDAFront end tools

Job description

Imagine what you could do here. At Apple, new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Sophisticated, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it. Join us to help deliver the next excellent Apple product. Do you enjoy working on challenges that no one has solved yet? As a member of our complex group, you will get the outstanding and rewarding opportunity to craft upcoming products that will delight and encourage millions of Apple’s customers every single day. Are you ready to join a team transforming hardware technology? We are searching for a dedicated engineer to join our exciting team of problem solvers.

Description

As an ASIC Design Engineer, your responsibilities span various aspects of SOC design:

- Write microarchitecture and/or design specifications
- Design, implement, and debug complex logic designs
- Integrate complex IPs into the SOC
- Support all front end integration activities like Lint, CDC, Synthesis, and ECO
- Work with other specialists that are members of the SOC Design, SOC Design
- Verification, Emulation, STA, and Physical Design teams
- Collaborate with software and systems teams to ensure a high quality

Minimum Qualifications

  • BS and a minimum of 10 years relevant industry experience.
  • Verilog RTL Logic Design experience.

Preferred Qualifications

  • Experience writing specifications and converting them to design.
  • Experience with multiple clock domains and asynchronous interfaces.
  • Hands on experience in all aspects of the chip development process with proficiency in front end tools and methodologies
  • Experience or knowledge of system architecture, CPU & IP Integration, and power and clock management designs desirable.
  • Ability to communicate optimally across all internal groups
  • Familiarity with software and operating concepts a plus
  • Familiarity with scripting languages like Perl, Python, or TCL a plus

About Apple

Designs and sells consumer electronics, software, and online services.

Similar jobs

ASIC Design Engineer roles near Beaverton, Oregon
2w
Save
Mark Applied
Hide
Senior ASIC Design Engineer
Vancouver, Washington, United States
$116k-$182k/yr OnsiteFull Time
HP
HPNYSE: HPQ: Produces personal computers, printers, and related digital imaging products.
8+ YOEBS/MS in electrical engineering,8+ years ASIC/SoC design experience,RTL-to-silicon expertise,experience with Synopsys and Cadence tools,proficiency in Verilog,SV,Python,Perl,C/C++,and code management (git,subversion).
Synopsys, Cadence, Verilog, SV, Python, Perl, C, C++, subversion, git, GitHub, AI Copilot
2w
Save
Mark Applied
Hide
Senior ASIC Design Engineer
Vancouver, Washington, United States
$116k-$182k/yr OnsiteFull Time
HP
HPNYSE: HPQ: Manufactures personal computers, printers, and 3D printing hardware.
8+ YOEBS/MS in electrical engineering with 8+ years ASIC/SoC design experience; RTL-to-silicon expertise, Synopsys/Cadence tool experience, Verilog/SV and scripting languages, strong communication and problem-solving skills.
Synopsys, Cadence, Verilog, SV, Python, Perl, C, C++, subversion, git, GitHub, AI Copilot
2w
Save
Mark Applied
Hide
Senior ASIC Design Engineer
Vancouver, Washington, United States
$116k-$182k/yr OnsiteFull Time
HP
HPNYSE: HPQ: Manufacturer of personal computers, printers, and imaging devices.
8+ YOEBS/MS in electrical engineering with VLSI focus,8+ years ASIC/SoC design experience,RTL-to-silicon expertise,knowledge of Synopsys and Cadence flows,proficiency in Verilog/SV,Python,Perl,C/C++,and code management (git,subversion).
Synopsys, Cadence, Verilog, SV, Python, Perl, C, C++, Subversion, git, GitHub, FPGA, AI Copilot (LLM-based tools)
3w
Save
Mark Applied
Hide
Senior ASIC Design Engineer - GPU
Durham or Madison or Hillsboro
$136k-$265k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs GPU-accelerated computing and artificial intelligence hardware.
5+ YOE5+ years relevant experience; BS/MS in EE/CS/CE or equivalent; proficiency in Verilog, SystemVerilog, C++; experience with memory subsystems; strong communication and mentoring skills.
Verilog, SystemVerilog, VCS, Verdi, Synopsys, C++
3w
Save
Mark Applied
Hide
Senior ASIC Design Engineer - GPU
Durham or Madison or Hillsboro
$136k-$265k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs graphics processing units and artificial intelligence hardware.
5+ YOEBachelors in EE/CS/CE or equivalent,5+ years ASIC/MMU experience,proficiency in Verilog,SystemVerilog,C++,VCS,Verdi,and Synopsys;strong communication and mentoring skills.
Verilog, SystemVerilog, VCS, Verdi, Synopsys, C++
2w
Save
Mark Applied
Hide
Analog ASIC Design Engineer
Boulder or Beaverton
$149k-$277k/yr OnsiteFull Time
Ralliant Corporation
Ralliant CorporationNYSE: RAL: Global provider of precision instruments, sensors, and monitoring solutions.
5+ YOEBSEE/MSEE and 5+ years analog/mixed-signal IC design experience, proficiency with ASIC design tools, layout and RF analysis, strong communication, willingness to travel domestically, must be a U.S. Person.
Ansys HFSS, Cadence EMX
2w
Save
Mark Applied
Hide
Analog ASIC Design Engineer
Boulder or Louisville or Beaverton
HybridFull Time
Ralliant
RalliantNew York Stock Exchange: RAL: Sells precision instruments and sensors for diverse industrial sectors.
5+ YOEBSEE or MSEE in EE, 5+ years analog/mixed‑signal IC design experience, ASIC design and verification tool proficiency, RF and layout experience, lab characterization, strong communication and collaboration skills.
Ansys HFSS, Cadence EMX