Amazon
Posted 3d ago

ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team - Annapurna Labs

Amazon
Cupertino or Austin
$157k-$213k/yrOnsiteFull Time
Responsibilities
  • developing RTL
  • analyzing architectures
  • collaborating teams
Requirements
  • Bachelor's degree in electrical engineering or related field
  • ASIC design
  • Debugging, and multi-level logic verification experience. SystemVerilog proficiency preferred
  • Python or Perl automation experience preferred
Technical tools mentioned
SystemVerilogPythonPerlARMDSPWiMAX802.11ad

Job description

Description

Amazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. We have data center locations in the U.S., Europe, Singapore, and Japan, and customers across all industries.

Custom SoCs (System on Chip) live at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of hardware in our data centers including AWS Inferentia, our custom designed machine learning inference datacenter server. Our success depends on our world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies. We’re looking for an ASIC Design Eengineer to help us trail-blaze new technologies and architectures, while ensuring high design quality and making the right trade-offs.


Key job responsibilities
As an ASIC Design Engineer, you will:

• Develop and implement high-performance, area and power-efficient RTL designs to meet project specifications and targets

• Conduct in-depth analysis of designs, microarchitectures, and architectures to optimize trade-offs between features, power consumption, performance, and area requirements

• Create microarchitectures, implement SystemVerilog RTL, and deliver synthesis and timing-clean designs with appropriate constraints

• Execute lint and clock domain crossing quality checks to ensure design integrity

• Collaborate closely with cross-functional teams, including architects, fellow designers, verification specialists, pre- and post-silicon validation teams, and synthesis, timing, and back-end experts

The ideal candidate will have a strong background in ASIC design, proficiency in SystemVerilog, and excellent analytical and problem-solving skills. Experience with high-performance and power-efficient designs is highly desirable.


You will thrive in this role if you:
- Have a "Learn and Be Curious" mindset
- Have familiarity with key components such as interconnects, DMAs, Memory sub-systems, accelerator engines, debug and system level architectures
- Have a strong drive to innovate, explore new solutions, and contribute to the company's intellectual property through patents

About the team
Inclusive Team Culture
Here at AWS, we embrace our differences. We are committed to furthering our culture of inclusion. We have ten employee-led affinity groups, reaching 40,000 employees in over 190 chapters globally. We have innovative benefit offerings, and host annual and ongoing learning experiences, including our Conversations on Race and Ethnicity (CORE) and AmazeCon conferences. Amazon’s culture of inclusion is reinforced within our 16 Leadership Principles, which remind team members to seek diverse perspectives, learn and be curious, and earn trust.

Work/Life Balance
Our team puts a high value on work-life balance. It isn’t about how many hours you spend at home or at work; it’s about the flow you establish that brings energy to both parts of your life. We believe striking the right balance between your personal and professional life is critical to life-long happiness and fulfillment. We offer flexibility in working hours and encourage you to find your own balance between your work and personal lives.

Mentorship & Career Growth
Our team is dedicated to supporting new members. We have a broad mix of experience levels and tenures, and we’re building an environment that celebrates knowledge sharing and mentorship. We care about your career growth and strive to assign projects based on what will help each team member develop into a better-rounded professional and enable them to take on more complex tasks in the future.

We are open to hiring candidates to work out of one of the following locations:

Cupertino, CA, USA | Austin, TX, USA

Basic Qualifications

- Bachelor's degree in Electrical Engineering or a related field
- Experience identifying bugs in architecture, algorithms, functionality, and performance with strong overall debugging skills
- Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing

Preferred Qualifications

- Master's degree in Electrical or Communications Engineering or a related field
- Experience with formal verification techniques including abstraction and end-to-end checking
- Experience with ARM and various DSP ISAs
- Experience with current and upcoming RF standards in cellular (4G/5G NR), WiMAX, 802.11ad, microwave backhaul, or related broadband wireless standards
- Experience with industry standard tools and scripting languages (Python or Perl) for automation

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position. These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at https://amazon.jobs/en/benefits.



USA, CA, Cupertino - 157,300.00 - 212,800.00 USD annually
USA, TX, Austin - 136,000.00 - 184,000.00 USD annually

About Amazon

Global online retail and cloud computing technology provider.

Similar jobs

ASIC Design Engineer roles near Cupertino, California
2d
Save
Mark Applied
Hide
ASIC Design Engineer Intern (Video Silicon IP) - 2027 Summer
San Jose, California, United States
OnsiteInternship
ByteDance
ByteDance: Developing AI-driven content platforms and mobile applications.
Currently pursuing an undergraduate degree in computer science, electrical engineering, or a related technical field; knowledge of video codecs; RTL/SystemVerilog or HLS; UVM, SystemC, or DPI; Python programming.
FPGA, ASIC, SystemVerilog, High Level Synthesis (HLS), UVM, SystemC, DPI, Python
4d
Save
Mark Applied
Hide
Senior ASIC Design Engineer
San Jose, California, United States
$168k-$245k/yr OnsiteFull Time
Cisco
CiscoNASDAQ: CSCO: Develops and sells networking hardware and cybersecurity software.
7+ YOEBachelor’s degree in Electrical or Computer Engineering plus 7+ years, master’s plus 4+ years, or PhD plus 1+ year of ASIC design experience; Verilog/SystemVerilog experience required.
Verilog, SystemVerilog, scripting
1w
Save
Mark Applied
Hide
Mid Level ASIC Design Engineer
Sunnyvale or Munich
OnsiteFull Time
Tensordyne
Tensordyne: Designs AI chips and systems for efficient model inference.
3+ YOERequires 3+ years of ASIC RTL design experience with Verilog or SystemVerilog, CPU IP integration, processor architecture and interface knowledge, front-end ASIC tools, low-power design, and a bachelor's degree in electrical or computer engineering.
Verilog, SystemVerilog, ARM, RISC-V, MIPS, AMBA, APB, AXI, SPI, eMMC, MII, GPIO, I2C, UPF
1w
Save
Mark Applied
Hide
ASIC Design Engineer
Cupertino, California, United States
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
Design and develop application-specific integrated circuits, solve novel engineering challenges, and contribute to product development for next-generation hardware.
2w
Save
Mark Applied
Hide
Senior ASIC Design Engineer – Clocks IP
Santa Clara or Austin
$136k-$265k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs GPU-accelerated computing and artificial intelligence hardware.
3+ YOEBS in Electrical Engineering or equivalent, 3+ years relevant ASIC/RTL experience, Verilog and Python skills, strong knowledge of logic optimization and PPA trade-offs, excellent collaboration and communication.
Verilog, python
2w
Save
Mark Applied
Hide
Senior ASIC Design Engineer – Clocks IP
Santa Clara or Austin
$136k-$265k/yr HybridFull Time
NVIDIA
NVIDIANASDAQ: NVDA: Designs graphics processing units and artificial intelligence hardware.
3+ YOEBS in Electrical Engineering (MS preferred),3+ years relevant ASIC/RTL experience,Verilog and Python skills,knowledge of logic synthesis,clocking and silicon issues,strong collaboration and problem-solving.
Verilog, Python
2w
Save
Mark Applied
Hide
ASIC Design Engineer
San Jose, California, United States
OnsiteFull Time
SK hynix Memory Solutions America
SK hynix Memory Solutions AmericaKorea Exchange: 000660: Develops semiconductor controllers and firmware for enterprise data storage.
BS/MS/PhD in Electrical/Computer Engineering; proficiency in RTL design using Verilog/SystemVerilog, logic and micro-architecture, familiarity with AMBA/PCIe/NAND/DDR, scripting (Python/Perl/TCL), and Linux command-line.
Verilog, SystemVerilog, AMBA, PCIe, NAND, DDR, Python, Perl, TCL, Linux
1mo
Save
Mark Applied
Hide
ASIC Design Engineer
Santa Clara, California, United States
$127k-$190k/yr OnsiteFull Time
Qualcomm
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
5+ YOE5+ years ASIC/SoC design and micro-architecture experience; expertise in RTL design, clocking, CDC/lint analysis, AMBA protocols; proficiency in Python and Perl; experience across full ASIC lifecycle.
Python, Perl, ARM CoreSight, AMBA, AHB, APB, AXI, PCIe, USB, FPGA, SoC