Altera
Posted 3mo ago

Design Verification Engineer

Altera
Bucharest, Bucharest, Romania
RemoteFull Time
Responsibilities
  • develop environments
  • write testbenches
  • debug issues
Requirements
  • BSc in Electrical or Computer Engineering
  • 0–5 years in digital design/verification
  • SystemVerilog and basic UVM
  • Strong digital design fundamentals
  • Good English communication
  • Romania-based remote work
Technical tools mentioned
SystemVerilogUVM

Job description

Job Details:

Job Description:

We're looking for a talented, self-motivated engineer to join our Design Verification team. We work on some of the most technically challenging silicon in the industry, spanning digital and analog design, DSP pipelines, and firmware-hardware co-verification.

This role is ideal for an early-career engineer who wants to build deep technical expertise in high-speed silicon verification. You'll work alongside experienced engineers on real silicon shipping to production, with plenty of opportunity to learn, grow, and take ownership as you ramp up.

What We Build

Our team develops and verifies high-speed SerDes IP — the physical layer technology that moves data at speeds from 10Gbps to 100Gbps+ across PCIe, Ethernet, and other industry-standard interfaces. Getting this right matters: the world's data moves through what we build.

What You'll Do

  • Develop and maintain SystemVerilog/UVM verification environments for SerDes and PHY blocks
  • Write testbenches, functional coverage models, and assertions
  • Run simulations, analyze failures, and debug both RTL and testbench issues
  • Collaborate with design, architecture, and analog teams on block-level and top-level verification

About Altera

Altera is the world's largest independent, pure-play FPGA company. Our programmable logic devices power data centers, telecommunications infrastructure, AI accelerators, and industrial systems. Recently spun out from Intel as an independent company, we combine decades of FPGA heritage with the focus and agility of a fresh start.

Qualifications:

  • BSc in Electrical Engineering, Computer Engineering, or equivalent

  • 0–5 years of experience in digital design or verification (internships, academic projects, or industry)
  • Working knowledge of SystemVerilog and basic familiarity with UVM concepts
  • Solid digital design fundamentals: synchronous logic, FSMs, pipelining, clock domain crossing
  • Strong analytical and debug mindset — you enjoy getting to the bottom of a problem
  • Good communication skills in English (spoken and written)

Job Type:

Regular

Shift:

Shift 1 (Romania)

Primary Location:

Bucharest, Romania (Remote)

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

About Altera

Manufacturer of field-programmable gate arrays and programmable logic devices.

Year founded
1983
Employees
3000
Organization type
Private
Latest investment
Raised $4.46B Private Equity (2025) — led by Silver Lake
Headquarters
US

Similar jobs

Design Verification Engineer roles near Bucharest, Bucharest
1mo
Save
Mark Applied
Hide
Design Verification Engineer- Senior Associate- Technology
Bucharest or Iasi or Cluj-Napoca or Timisoara or Brasov
HybridFull Time
Publicis Groupe
Publicis GroupeEuronext Paris: PUB: Global communications, advertising, and digital transformation holding.
Proficient in System Verilog and UVM, experience with regression and coverage analysis, modern revision control (Git/Perforce/SVN), JIRA, SOC/interconnect/memory verification a plus; able to develop verification environments and mentor engineers.
System Verilog, UVM, Git, Perforce, SVN, JIRA
1mo
Save
Mark Applied
Hide
Design Verification Engineer- Senior Associate- Technology
Bucharest or Iasi or Cluj-Napoca or Timisoara or Brasov
OnsiteFull Time
Publicis Groupe
Publicis GroupeEuronext Paris: PUB: Global advertising and digital transformation agency holding.
Experience with System Verilog and UVM, SOC/interconnect/memory verification, regression and coverage tools, modern VCS (Git/Perforce/SVN), JIRA; ability to develop verification environments and mentor engineers.
System Verilog, UVM, Git, Perforce, SVN, JIRA
7mo
Save
Mark Applied
Hide
Senior Design Verification Engineer
Bucharest, Romania, Romania
OnsiteFull Time
Lyte
Lyte: Develops unified perception platforms for robotics and physical AI.
7+ YOEBachelor or higher in Electrical or Computer Engineering; 7+ years DV experience; embedded/mixed-mode SoC; UVM/SystemVerilog; DV tools; strong communication; team player.
UVM, SystemVerilog, Embedded Software, FPGA, Emulators, RNM, SVA, Formal knowledge
2y
Save
Mark Applied
Hide
Design Verification Engineer- Senior Associate- Technology
Bucharest or Iasi or Cluj-Napoca or Timisoara or Brasov
OnsiteFull Time
Publicis Groupe
Publicis GroupeEuronext Paris: PUB: Global leader in communications, marketing, and digital business transformation.
Working knowledge of System Verilog and UVM, regression and coverage analysis tools, experience with Git/Perforce/SVN and JIRA; SOC/interconnect/memory controller experience is a plus; mentoring skills.
System Verilog, UVM, Git, Perforce, SVN, JIRA