HiringCafe
MediaTek
Posted 7mo ago

Design Verification Engineer- Display Interface Protocol Specialist

MediaTek
mediatek.comView all open roles
Bangalore, Karnataka, India
OnsiteFull Time
Responsibilities
  • developing plans
  • creating testbenches
  • performing verification
Requirements
  • 5+ years verification experience with display protocols (DP/eDP/HDMI)
  • Strong SystemVerilog and UVM skills
  • Scripting (Python/Perl/Tcl)
  • RTL verification
  • Debugging, and mentoring ability
Technical tools mentioned
System VerilogUVMPythonPerlTcl

Job description

Job Description

We are seeking a highly skilled Design Verification Engineer with more than 5 years of experience, specializing in Display Interface protocols – specifically Display Port (DP/eDP) IP and subsystem verification, to join our innovative team. The ideal candidate will have a strong background in verification methodologies, expertise in System Verilog (SV) programming & UVM Methodology, excellent problem-solving skills, and the ability to work collaboratively in a fast-paced environment.
Key Responsibilities:
Develop and implement comprehensive verification plans for DP/eDP and DP Tunnelling over USB4 IP and Subsystems.
Create and maintain testbenches using System Verilog and UVM methodology.
Perform functional verification of RTL designs, including simulation, debugging, and coverage analysis.
Collaborate with designers and other cross-functional teams to understand design specifications and requirements for IP and subsystems.
Identify and resolve design and verification issues, ensuring high-quality and robust designs.
Generate and analyze verification metrics to track progress and ensure coverage goals are met.
Participate in design and verification reviews, providing technical expertise and insights.
Stay updated with the latest verification technologies and methodologies and apply them to improve verification efficiency and effectiveness.
Mentor junior verification engineers and provide technical guidance.

Main Requirements and Qualifications

  1. Bachelor's or Master's degree in Electrical/Electronics Engineering, Computer Engineering, or a related field.
  2. 5+ years of experience in design verification, with a focus on display protocols such as DP, eDP, HDMI, and related IP verification.
  3. Knowledge of USB4 and any other memory protocols is a plus.
  4. Proficiency in verification languages and methodologies, such as System Verilog, UVM, and other industry-standard tools.
  5. Strong understanding of digital design concepts, RTL coding, and simulation.
  6. Experience with scripting languages (e.g., Python, Perl, Tcl) for automation and tool integration.
  7. Excellent problem-solving skills and attention to detail.
  8. Strong communication and teamwork skills, with the ability to work effectively in a collaborative environment.
  9. Proven track record of successfully verifying complex IP blocks and subsystems.

About MediaTek

Designs and develops system-on-chip solutions for electronic devices.

Year founded
1997
Industries
Semiconductors
Activities
System-on-chip designIntegrated circuit developmentWireless communication technologyMultimedia processor designSemiconductor research and development
Organization type
Public
Headquarters
TW

Similar jobs

Design Verification Engineer roles near Bangalore, Karnataka
2d
Save
Mark Applied
Hide
Infra Design Verification Staff Engineer
Bengaluru, Karnataka, India
OnsiteFull Time
Qualcomm
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
5+ YOERequires a bachelor's degree and 5+ years of hardware engineering experience; expertise in UVM, SystemVerilog, digital design, verification methodologies, LPDDR4/LPDDR5, and AHB/AXI/ACE protocols.
UVM, SystemVerilog, LPDDR4, LPDDR5, AHB, AXI, ACE, ACE-Lite
Job PostingView all
4d
Save
Mark Applied
Hide
Senior Design Verification Engineer, Google Cloud
Bengaluru, Karnataka, India
OnsiteFull Time
Google
GoogleNASDAQ: GOOGL: Provides online search, advertising, cloud computing, and consumer electronics.
8+ YOEBachelor's degree or equivalent practical experience and 8 years verifying digital logic at RTL level using SystemVerilog or Specman/E for FPGAs or ASICs. Networking verification experience required.
SystemVerilog, Specman/E, Field Programmable Gate Arrays (FPGAs), ASICs, Universal Verification Methodology (UVM)
Job PostingView all
4d
Save
Mark Applied
Hide
Senior Design Verification Engineer, SSG
Bengaluru, Karnataka, India
OnsiteFull Time
Amazon
AmazonNASDAQ: AMZN: Global online retail and cloud computing technology provider.
10+ YOEBachelor's degree in electrical engineering or related field and 10+ years of semiconductor ASIC experience, including end-to-end design verification of major SoC blocks; requires UVM, SystemVerilog, automation, and verification platform expertise.
SystemVerilog, UVM, Python, Perl, C, FPGA, Simulation, Emulation, RTL, UPF, AMBA
Job PostingView all
1w
Save
Mark Applied
Hide
Design Verification Engineer II
Bengaluru, Karnataka, India
HybridFull Time
Microsoft
MicrosoftNASDAQ: MSFT: Develops software, services, devices, and cloud computing solutions.
3+ YOERequires 3+ years in design verification, complex CPU or SoC IP experience, verification principles, UVM or C++ environments, computer architecture, RTL debugging, simulation or emulation, and Python or Perl scripting.
SystemVerilog, UVM, SVA, C, C++, Python, Perl, Verilog
Job PostingView all
1w
Save
Mark Applied
Hide
Principal Engineer- Design Verification
Bengaluru, Karnataka, India
OnsiteFull Time
Renesas Electronics
Renesas ElectronicsTokyo Stock Exchange: 6723: Designs and manufactures semiconductors for automotive and industrial systems.
18+ YOE18+ years ASIC/SoC verification experience; expertise in SystemVerilog/UVM/SVA, coverage and closure, verification strategy, and leading cross-functional teams; Bachelor's/Master's/PhD in EE/CE or related.
System Verilog, UVM, Assertion-Based Verification (SVA), Simulation, Emulation, FPGA, PCIe, CXL, Ethernet, UALink, UCIe
Job PostingView all
1w
Save
Mark Applied
Hide
Principal Engineer, ASIC Design Verification
Bengaluru, Karnataka, India
OnsiteFull Time
Ayar Labs
Ayar Labs: Develops optical interconnect technology for high-speed data movement.
12+ YOEMS in EE/CE with 12+ years ASIC/SoC verification experience; expert SystemVerilog and UVM; protocol knowledge (PCIe, AMBA/AXI, UCIe), scripting (Python, Perl, Tcl, Shell); coverage and formal verification experience.
SystemVerilog, UVM, PCIe, ARM, AMBA/AXI, UCIe, Python, Perl, Tcl, Shell, VC Formal, SystemVerilog Assertions (SVA), C, C++, SystemC, RISC-V
Job PostingView all
1w
Save
Mark Applied
Hide
Senior Design Verification Engineer
Bengaluru, Karnataka, India
OnsiteFull Time
onsemi: Designs and manufactures semiconductor solutions for power and sensing.
3+ YOEBS/MS in Electrical Engineering, 3+ years digital verification experience, expertise in verification methodologies (UVM), constrained-random and assertion-based verification, verification planning, coverage and regression management, strong English.
SystemVerilog, UVM, Python, Tcl
Job PostingView all
2w
Save
Mark Applied
Hide
Lead Design Verification Engineer
Madhapur or Bengaluru or George Town
OnsiteFull Time
Altera
Altera: Manufacturer of field-programmable gate arrays and programmable logic devices.
8+ YOEBS/MS/PhD with 8+ years in pre-silicon validation/verification, experience with OVM/UVM and SystemVerilog, verification planning, testbench development, debug, and FPGA prototyping preferred.
OVM, UVM, SystemVerilog, FPGA
Job PostingView all