Google
Posted 2mo ago

Design Verification Lead, Google Cloud

Google
Bengaluru, Karnataka, India
OnsiteFull Time
Responsibilities
  • planning verification
  • leading team
  • developing code
Requirements
  • Bachelor's degree or equivalent
  • 10+ years with System Verilog/Specman and design verification methodologies
  • Experience creating verification strategies and leading verification teams
  • EM/ASIC/SOC experience preferred
Technical tools mentioned
System VerilogSpecmanTPUASICSOC

Job description

Minimum qualifications:

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 10 years of experience with hardware verification languages (System Verilog/Specman), design verification methodologies, and chip design flow.
  • Experience creating detailed chip or subsystem design verification strategies and plans.
  • Experience leading design verification teams through the full cycle, from concept to delivery.

Preferred qualifications:

  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience verifying digital systems using standard IP components/interconnects (e.g., microprocessor cores, hierarchical memory subsystems).
  • Experience with verification techniques and the full verification life cycle.
  • Experience with performance verification of ASICs and ASIC components.
  • Experience with ASIC standard interfaces and memory system architecture.
  • Experience with multiple SOC projects/cycles in three or more products.

About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

In this role, you will own the full verification life-cycle from verification planning and test execution to coverage closure, with an emphasis on meeting stringent AI/ML performance and accuracy goals, build constrained-random verification environments capable of exposing corner-case bugs and ensuring the reliability of Artificial Intelligence/Machine Learning (AI/ML) workloads on Tensor Processing Unit (TPU) hardware. You will collaborate closely with design and verification engineers in active projects and perform verification

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Responsibilities

  • Plan the verification of digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
  • Lead a team of chip engineers, plan tasks, allocate people, and hold verification design/code reviews.
  • Perform code development for critical verification features and capabilities.
  • Work closely with system, software, design, and physical implementation stakeholders to make technical decisions and represent project status throughout the development process.
  • Lead design verification efforts and work with external and internal partners.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

About Google

Global technology specializing in internet-related services and products.

Year founded
1998
Employees
181000
Organization type
Private
Latest investment
Raised $84.75B Funding Round (2026) — led by Berkshire Hathaway
Headquarters
US

Similar jobs

Design Verification Engineer roles near Bengaluru, Karnataka
3d
Save
Mark Applied
Hide
Principal Design Verification Engineer
Bengaluru, Karnataka, India
OnsiteFull Time
Astera Labs
Astera LabsNASDAQ: ALAB: Provider of connectivity solutions for AI data centers.
12+ YOE12+ years developing complex SoC or silicon products; bachelor's in electrical or computer engineering required, master's preferred; PCIe/CXL, UVM, verification IP, assertions, coverage, and simulator experience.
PCIe, CXL, UVM, RTL, Verification IP, simulators, revision control systems, regression systems
4d
Save
Mark Applied
Hide
DDR Design Verification Sr Lead Engineer
Bengaluru or Bangalore
OnsiteFull Time
Qualcomm
QualcommNASDAQ: QCOM: Global leader in wireless technology, semiconductor design, and intelligent computing.
5+ YOEBachelor's degree and 5+ years of hardware engineering experience required. Requires digital design, verification methodologies, UVM, SystemVerilog, DDR protocols, and bus protocol knowledge.
UVM, SystemVerilog, AHB, AXI, ACE, ACE-Lite, LPDDR4, LPDDR5
6d
Save
Mark Applied
Hide
Staff Engineer - Design Verification
Bengaluru or San Francisco or Mountain View
HybridFull Time
TYLsemi
TYLsemi: Built with chiplets, made for AI infrastructure
8+ YOE8+ years in design verification; bachelor's or master's in electrical or computer engineering; expertise in SystemVerilog, UVM, SVA, PCIe, CXL, Ethernet, and UCIe; experience with complex SoC/IP verification and technical leadership.
SystemVerilog, UVM, C, SVA, PCIe, CXL, Ethernet, UCIe, SoC, AI/ML, DDR, PowerPoint
1w
Save
Mark Applied
Hide
Sr Engineer, Design Verification
Bengaluru, Karnataka, India
OnsiteFull Time
Renesas Electronics
Renesas ElectronicsTokyo Stock Exchange: 6723: Global provider of embedded semiconductor and system solutions.
2+ YOEBachelor's or master's degree in electronics or electrical engineering, 2–5 years of complex IC design or verification experience, and expertise with SystemVerilog and UVM verification environments.
SystemVerilog, UVM, DDR4, DDR5, LPDDR5, DIMM
2w
Save
Mark Applied
Hide
Design Verification Engineer (India)
Bengaluru, Karnataka, India
OnsiteFull Time
Fortaegis Technologies
Fortaegis Technologies: Dutch private semiconductor developing ultra-secure chips, firmware, and software for governments and enterprises.
5+ YOERequires 5+ years verifying FPGA or ASIC RTL designs, advanced SystemVerilog and UVM knowledge, verification EDA tool experience, analytical problem-solving skills, and cross-functional collaboration.
SystemVerilog, UVM, Siemens, Cadence, Synopsys, FPGA, ASIC, RTL, Ethernet, PCIe
3w
Save
Mark Applied
Hide
Senior Design Verification Engineer, SSG
Bengaluru, Karnataka, India
OnsiteFull Time
Amazon
AmazonNASDAQ: AMZN: Multinational technology focused on e-commerce and cloud computing.
10+ YOEBachelor's degree in electrical engineering or related field and 10+ years of semiconductor ASIC experience, including end-to-end design verification of major SoC blocks; requires UVM, SystemVerilog, automation, and verification platform expertise.
SystemVerilog, UVM, Python, Perl, C, FPGA, Simulation, Emulation, RTL, UPF, AMBA
3w
Save
Mark Applied
Hide
Design Verification Engineer II
Bengaluru, Karnataka, India
HybridFull Time
Microsoft
MicrosoftNASDAQ: MSFT: Multinational technology providing software, cloud, and AI solutions.
3+ YOERequires 3+ years in design verification, complex CPU or SoC IP experience, verification principles, UVM or C++ environments, computer architecture, RTL debugging, simulation or emulation, and Python or Perl scripting.
SystemVerilog, UVM, SVA, C, C++, Python, Perl, Verilog
3w
Save
Mark Applied
Hide
Mixed Signal Design Verification Engineer
Bangalore, Karnataka, India
HybridFull Time
Intel
IntelNASDAQ: INTC: Design and manufacture of semiconductors and computing technology.
3+ YOEBachelor's or Master's in electrical/VLSI field,3+ years (Master's) or 4+ years (Bachelor's) experience in ASIC/IP verification, proficiency with System Verilog,UVM,Verilog,EDA simulators and scripting (Python/Perl/Tcl).
System Verilog, UVM, Verilog, Synopsys VCS, Cadence Xcelium, Mentor Questa, Python, Perl, Tcl, UPF, Git, Perforce