HiringCafe
ThunderSoft
Posted 4mo ago

L-Layout工程师-上海

ThunderSoft
thundersoft.comView all open roles
Shanghai, Shanghai, China
OnsiteFull Time
Responsibilities
  • designing pcb
  • outputting files
  • resolving issues
Requirements
  • 8+ years HDI PCB layout experience
  • Allegro/CAM350/AutoCAD proficiency
  • Qualcomm platform and LGA module experience
  • Familiarity with PCB manufacturing, SMT
  • ESD/EMC/EMI/PDN
  • 12-layer Any Layer HDI and 5G experience preferred
Technical tools mentioned
AllegroCAM350AutoCAD

Job description

1.根据原理图和结构图完成项目的PCB设计
2.输出Gerber文件和相关PCB制作要求文件
3.输出SMT相关生产文件
4.设计拼板图
5.确认板厂反馈的工程问题
6.处理SMT发现的相关生产工艺问题

1.8年以上HDI PCB Layout经验，有12层Any Layer HDI PCB设计经验优先；
2.熟练使用Allegro、CAM350、AutoCAD软件；
3.熟悉高通平台，且有具体项目设计经验；
4.有LGA模块设计经验，有5G PCB设计经验优先；
5.熟知PCB制造工艺和SMT工艺；
6.有处理ESD、EMC、EMI、PDN等相关设计经验；
7.有笔电行业(x86)经验者优先；

About ThunderSoft

Global provider of intelligent operating systems and software technology.

Year founded
2008
Employees
18708
Industries
Software & SaaSIT Services & Consulting
Activities
Operating system developmentAutomotive software solutionsAI technology developmentSmart device technologyIT consulting services
Organization type
Public
Latest investment
IPO (2015)
Headquarters
CN

Similar jobs

Layout Engineer roles near Shanghai, Shanghai
3w
Save
Mark Applied
Hide
2027校招 - 模拟版图设计工程师 / Layout Engineer
Shanghai or Dallas
OnsiteFull Time
Texas Instruments
Texas InstrumentsNASDAQ: TXN: Global semiconductor designing and manufacturing analog and embedded processing chips.
Bachelor's degree in electrical engineering and cumulative GPA of 3.0/4.0 or higher; strong communication, analytical, problem-solving, collaboration, initiative, and time management skills.
CAD, DRC, LVS, QRC, EDA
Job PostingView all
4w
Save
Mark Applied
Hide
Staff Layout Engineer
Shanghai or Singapore
OnsiteFull Time
Broadcom Inc.
Broadcom Inc.NASDAQ: AVGO: Global technology leader in semiconductors and infrastructure software.
8+ YOEMinimum 8 years of IC layout experience, including Cadence layout, schematic capture, CALIBRE and Hercules verification, submicron processes, digital or memory layout, and physical verification.
Cadence, CALIBRE, Hercules, VIRTUOSO, Microsoft?, SKILL, LVS, DRC, ERC
Job PostingView all
1mo
Save
Mark Applied
Hide
研发工程师（layout）
Shanghai, Shanghai, China
OnsiteFull Time
Leadrive Technology
Leadrive Technology: Electric control solution provider for new energy vehicles.
3+ YOE3+ years PCB/layout experience for power electronics; proficient with Cadence and CAM350; knowledge of PCB/SMT processes, IPC standards, EMC, safety, and circuit fundamentals.
Cadence, CAM350, Gerber
Job PostingView all
1mo
Save
Mark Applied
Hide
Layout工程师
Shanghai or Shenzhen
OnsiteFull Time
智元机器人
智元机器人: Developing embodied AI and intelligent humanoid robotics solutions.
Bachelor's in electronics-related field required; experience with Cadence or AltiumDesigner; knowledge of high-speed, mixed-signal, and high-power PCB layout; SMT and PCB fabrication understanding; strong teamwork and initiative.
Cadence, AltiumDesigner
Job PostingView all
2mo
Save
Mark Applied
Hide
模拟版图工程师
Shenzhen or Shanghai
OnsiteFull Time
RadRock Technology
RadRock Technology: 中国射频前端半导体企业,为手机、物联网、无人机和卫星通信设备研发制造芯片、滤波器及模组。
4+ YOEAssociate degree or higher in microelectronics/electronics, 4+ years layout experience; familiar with CMOS process, parasitics, noise, device matching; experience with RF/PA/LNA/PLL/ADC/DAC/BGR and pcell/SKILL is a plus.
SKILL, pcell
Job PostingView all
2y
Save
Mark Applied
Hide
存储芯片版图工程师
Shanghai, Shanghai, China
OnsiteFull Time
芯盟科技有限公司
芯盟科技有限公司: Three-dimensional heterogeneous chip integration platform serving chip customers with design, system-integration, and manufacturing capabilities.
Perform analog layout design and post-layout verification/optimization; bachelor’s degree or higher in microelectronics, electronic information, communications, or computer-related fields.
Job PostingView all
3y
Save
Mark Applied
Hide
存储芯片版图工程师
Shanghai, Shanghai, China
OnsiteFull Time
芯盟科技有限公司
芯盟科技有限公司: Three-dimensional heterogeneous chip integration platform serving chip customers with design, system-integration, and manufacturing capabilities.
Perform full-custom memory chip layout, plan floorplans, collaborate with circuit designers, run DRC/LVS/ERC physical verification, and use StarRC; strong teamwork and learning ability.
StarRC, DRC/LVS
Job PostingView all
3y
Save
Mark Applied
Hide
版图设计工程师
Shanghai, Shanghai, China
OnsiteFull Time
ByteDance
ByteDance: Global technology specializing in AI-powered content platforms.
3+ YOEBachelor's in microelectronics/computer/electrical engineering, 3+ years layout design experience, familiar with CMOS/FinFET, Cadence/Synopsys/Mentor, DRC/LVS/DFM checks, parasitic RC optimization and EMIR edits.
Cadence, Synopsys, Mentor
Job PostingView all