Qualcomm Technologies, Inc.
Posted 3w ago

Physical Design Engineer/Senior Engineer level

Qualcomm Technologies, Inc.
San Diego, California, United States
$116k-$173k/yrOnsiteFull Time
Responsibilities
  • executing physical design
  • analyzing timing
  • developing automation
Requirements
  • Bachelor's or master's degree in a technical field and 2+ years of physical design or related experience, or equivalent advanced degree. Experience with ASIC/SoC implementation and physical design workflows required
Technical tools mentioned
Cadence InnovusSynopsys Fusion CompilerSynopsys PrimeTime SIPythonPerlTCLShellCC++LinuxUnix

Job description


Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group > ASICS Engineering

General Summary:

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drive communication and data processing transformation, helping create a smarter, more connected future for all.

Qualcomm is seeking talented  Physical Design Engineers to join our growing SoC and ASIC Design organization.

Successful candidates will have the opportunity to contribute across a variety of projects spanning high-performance computing, AI, mobile, automotive, data center, and next-generation semiconductor technologies. Engineers in this role may work on different aspects of Physical Design  ASIC and SoC development, including floorplan, Clock Tree Synthesis, low power implementation, timing analysis, design methodology, automation and enabling new technology nodes.

This is an excellent opportunity to join a fast-paced engineering team developing leading-edge products on advanced process technologies while collaborating with world-class design, verification, implementation, and physical design teams.

Minimum Qualifications:

• Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field.

Role Overview

Qualcomm Technologies' Digital ASIC team is seeking talented Physical Design Engineers to join our SoC and Core Design organization. In this role, you will be responsible for implementing complex digital designs using industry-leading methodologies and EDA tools, contributing to the delivery of high-performance and power-efficient products.

You will participate in the complete physical design flow for sophisticated SoCs and IPs, including GPU, Camera, Multimedia, DDR, Modem, Audio, and other cutting-edge semiconductor solutions. This position provides the opportunity to work on advanced implementation techniques, low-power methodologies, and optimization strategies that improve performance, power efficiency, and silicon area.

 

Key Responsibilities

  • Execute and drive all stages of the physical design flow from synthesized netlist to tape-out.
  • Develop and implement physical design solutions for complex, high-speed, and low-power ASICs and SoCs.
  • Perform floorplanning, partitioning, power planning, and IR-drop analysis.
  • Execute placement, clock tree synthesis (CTS), routing, timing optimization, and timing closure across Multi-Mode Multi-Corner (MMMC) scenarios.
  • Analyze and resolve timing violations, signal integrity issues, crosstalk effects, and physical design rule violations.
  • Perform RC extraction, physical verification, and formal verification activities.
  • Implement engineering change orders (ECOs) and support design convergence through sign-off.
  • Collaborate with architecture, RTL, DFT, verification, and methodology teams to ensure successful project execution.
  • Contribute to the development of innovative low-power implementation methodologies and customized place-and-route solutions.
  • Develop automation and productivity tools using scripting languages and software development techniques.

 

Required Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • 2+ years of industry experience or relevant academic/project experience in Physical Design.

 

Preferred Qualifications

  • Experience in one or more of the following areas:
  • ASIC/SoC Physical Design implementation.
  • Place and Route using Cadence Innovus and/or Synopsys Fusion Compiler.
  • Static Timing Analysis and timing closure using Synopsys PrimeTime SI.
  • Physical verification and design sign-off methodologies.
  • Formal verification techniques and tools.
  • Power domain implementation and low-power design methodologies.
  • Clock Tree Synthesis (CTS), routing, and timing optimization.
  • Signal integrity, noise analysis, and MMMC sign-off flows.
  • DFT-aware physical implementation and constraint management.
  • Programming and automation using Python, Perl, TCL, Shell scripting, C/C++, and Linux/Unix environments.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [email protected] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

 

Pay range and Other Compensation & Benefits:

$115,600.00 - $173,400.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm.  We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus).  In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

If you would like more information about this role, please contact Qualcomm Careers.

About Qualcomm Technologies, Inc.

Developing semiconductor, wireless, connectivity, automotive, AI, and computing technologies for device and enterprise customers.

Similar jobs

Physical Design Engineer roles near San Diego, California
3d
Save
Mark Applied
Hide
Sr. Physical Design Engineer, Amazon Leo
San Diego, California, United States
$159k-$215k/yr OnsiteFull Time
Kuiper Systems
Kuiper SystemsNasdaq Global Select Market: AMZN: Developing a low Earth orbit satellite network to deliver high-speed, low-latency broadband internet connectivity.
7+ YOEBachelor's degree in computer science, computer engineering, or electrical engineering and 7+ years of ASIC implementation experience, including synthesis, STA, DFT, and P&R.
RTL, STA, DFT, P&R, AI, ML, UPF
1mo
Save
Mark Applied
Hide
SoC Physical Design Engineer, PnR
San Diego, California, United States
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designing and manufacturing consumer electronics, software, and digital services.
Responsible for physical implementation of SoC design partitions from netlist to tapeout; requires experience with complex SoC physical design and strong engineering fundamentals.
3y
Save
Mark Applied
Hide
Physical Design Engineer-GPU (182705)
Orlando or Santa Clara or Folsom or San Diego or Boston or Austin or Markham
OnsiteFull Time
AMD
AMDNASDAQ: AMD: Leader in high-performance computing, graphics, and visualization technologies.
7+ YOEPhysical design engineer with 7+ years in PD for high-speed GPU blocks; strong synthesis, floorplanning, timing closure, and PD tools experience.
Synopsys ICC2, ICC, Fusion Compiler, PrimeTime, StarRC, Mentor Graphics Calibre, Apache Redhawk, Cadence Innovus, Genus, Synthesis, Placement, Routing, DRC, LVS, EM/IR, Clock Tree Synthesis, Power Gating, Scan Stitching, Timing Analysis, Schematic, Layout, Circuit/Logic Simulation
1y
Save
Mark Applied
Hide
Principal Engineer, Physical Design
San Diego or San Jose
OnsiteFull Time
InnoPhase IoT
InnoPhase IoT: Private fabless wireless semiconductor developing ultra-low-power Wi-Fi and multi-protocol SoCs for IoT device makers.
10+ YOE10+ years in SOC physical design/verification; Cadence proficiency; RTL-to-GDS flow; low-power signoff; experience with TSMC N22 or smaller; ECOs, DRC/LVS knowledge.
Cadence, EDA Tools, Perl, TCL, RTL-to-GDS
2mo
Save
Mark Applied
Hide
Senior Silicon Physical Design and Layout Engineer
Austin or San Diego or Renton or Seattle or California or Texas
$198k-$277k/yr OnsiteFull Time
Blue Origin
Blue Origin: Developing reusable space vehicles and infrastructure.
7+ YOEB.S. in EE/CE or related, 7+ years ASIC physical design and layout experience, expertise in digital and analog layout, industry-standard EDA tools (Cadence, Synopsys, Mentor), timing closure, power analysis, and semiconductor process knowledge.
Cadence, Synopsys, Mentor