HiringCafe
Google
Posted 1w ago

RTL Design Engineer, Machine Learning Accelerators

Google
google.comView all open roles
Sunnyvale, California, United States
$138k-$197k/yrOnsiteFull Time
Responsibilities
  • designing ASIC blocks
  • documenting functionality
  • proposing improvements
Requirements
  • Bachelor's degree or equivalent practical experience
  • 4 years of custom silicon design, and RTL design with Verilog or SystemVerilog. Python or Perl experience preferred
Technical tools mentioned
VerilogSystemVerilogPythonPerl

Job description

Minimum qualifications:

  • Bachelor's degree in electrical engineering, computer engineering, computer science, or a related field, or equivalent practical experience.
  • 4 years of experience with custom silicon design (e.g., SoCs, ASICs, etc.).
  • Experience with RTL design using Verilog or SystemVerilog.

Preferred qualifications:

  • Master's degree or PhD in electrical engineering, computer engineering, or computer science, with a focus on computer architecture.
  • Experience interacting with software, architecture, and other cross-functional teams.
  • Experience with a scripting language (e.g., Python or Perl).
  • Experience applying engineering best practices (e.g., code review, testing, refactoring).
  • Knowledge of processor design, accelerators, or memory hierarchies and machine learning algorithms.
  • Knowledge of high performance and low power design techniques.

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $138000 - $197000 (USD) + 15% bonus target + equity + benefits

Learn more about benefits at Google.

Responsibilities

  • Understand the overall application of the chip, proposing and developing improvements in overall design.
  • Design and document one or more blocks of an ASIC, including functionality and timing.
  • Work with software teams on functionality, interfaces, and documentation.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

About Google

Global technology specializing in internet-related services and products.

Year founded
1998
Employees
181000
Industries
Software & SaaSInternet Platforms & Digital ServicesMarketing & AdvertisingElectronics & Appliance RetailTelecommunications
Activities
Search engineDigital advertisingCloud computingConsumer electronicsSoftware development
Organization type
Private
Latest investment
Raised $84.75B Funding Round (2026) — led by Berkshire Hathaway
Headquarters
US

Similar jobs

RTL Design Engineer roles near Sunnyvale, California
1w
Save
Mark Applied
Hide
Senior RTL Design Engineer
Austin or San Jose
$120k-$200k/yr OnsiteFull Time
SambaNova Systems
SambaNova Systems: AI infrastructure providing a full-stack platform for enterprises, AI labs, service providers, and sovereign AI initiatives.
5+ YOEBachelor's degree in EE, computer engineering, or computer science; 5+ years of ASIC RTL design experience; SystemVerilog, architecture, digital logic, synthesis, timing analysis, verification tools, Python, and Linux shell skills.
SystemVerilog, AXI, PCIe, Ethernet, HBM, DDR, Python, Linux shell, Git, FPGA
Job PostingView all
3w
Save
Mark Applied
Hide
Senior Staff RTL Design Engineer - CPU Frontend
Santa Clara, California, United States
$206k-$251k/yr OnsiteFull Time
SiFive
SiFive: Private RISC-V processor-IP licensing proprietary cores and technology to chip and system developers.
7+ YOEBS/MS in CS/CE/EE or equivalent,7+ years RTL/CPU microarchitecture experience,Proficient in Verilog/SystemVerilog/VHDL,software engineering skills,experience with CPU front-end blocks and verification.
Verilog, SystemVerilog, VHDL, Chisel, FIRRTL, Scala, Bluespec, Git, GitHub, Jira, Confluence, UVM
Job PostingView all
1mo
Save
Mark Applied
Hide
Sr/Principal RTL Design Engineer
Sunnyvale or Bengaluru
OnsiteFull Time
Memwize
Memwize: Private AI infrastructure startup building system-level hardware and software for data-center-scale inference systems.
Experienced RTL design engineer to implement RTL blocks and collaborate closely with architects and micro-architects.
Job PostingView all
1mo
Save
Mark Applied
Hide
Mixed Signal RTL Design Engineer
Cupertino, California, United States
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designing and manufacturing consumer electronics, software, and digital services.
Specify, design, verify, and assist in lab bring-up of advanced mixed-signal circuits (digital side).
Job PostingView all
1mo
Save
Mark Applied
Hide
RTL Design Engineer
New York City or Palo Alto or London
$205k-$285k/yr HybridFull Time
Normal Computing
Normal Computing: Applied AI and silicon hardware/software serving semiconductor design and manufacturing institutions.
Production SystemVerilog RTL experience, verification with UVM/cocotb/formal, taped-out silicon, ASIC/SoC design background, simulation and timing collaboration experience.
SystemVerilog, UVM, cocotb, formal, Chipyard, OpenTitan, CVA6, RISC-V
Job PostingView all
3mo
Save
Mark Applied
Hide
Sr. RTL Design Engineer (Silicon Engineering)
Austin or Irvine or Redmond or Sunnyvale
$170k-$235k/yr OnsiteFull Time
SpaceX
SpaceXNasdaq: SPCX: Designing, manufacturing, and launching advanced rockets and spacecraft.
5+ YOEBachelor’s in electrical/computer engineering or computer science; 5+ years of RTL implementation experience.
Verilog, SystemVerilog, Python, EDA tools, HDL simulators, HDL Lint
Job PostingView all
3mo
Save
Mark Applied
Hide
Member of Technical Staff, Hardware, RTL Design Engineer
Palo Alto or Austin
$200k-$420k/yr OnsiteFull Time
River AI
River AI: Full-stack AI building personal AI, custom models, training infrastructure, and local hardware for developers and enterprises.
5+ YOEBachelor's in EE/CE and 5+ years industry experience with advanced process nodes (7nm or below); strong RTL, synthesis, physical design, and timing tool experience; expertise in computer architecture and silicon delivery.
System Verilog, VCS, Verdi, Fusion Compiler, PrimeTime, C, C++, python, ISA assembly, PCIe, UCIe, HBM, DDR, AXI, CHI, Static Timing Analysis (STA)
Job PostingView all
5mo
Save
Mark Applied
Hide
Integration RTL Design Engineer
San Jose, California, United States
$146k-$250k/yr HybridFull Time
AMD
AMDNASDAQ: AMD: Leader in high-performance computing, graphics, and visualization technologies.
5+ YOESenior-level ASIC/SoC RTL design with Verilog expertise, timing closure, and cross-functional collaboration.
Verilog, SDC, PrimeTime, Tempus, AMBA AXI/AHB/APB, Python, Perl, Tcl, Scripting
Job PostingView all