ByteDance
Posted 5y ago

SoC设计工程师-Data(北京)

ByteDance
Beijing, Beijing, China
OnsiteFull Time
Responsibilities
  • designing SoC
  • integrating IP
  • supporting verification
Requirements
  • Bachelor's in microelectronics or computer-related field,5+ years SoC design experience,RTL programming,SoC integration,familiarity with DDR/PCIe/Ethernet/AXI,experience with Spyglass and scripting (Python/Tcl/Perl)
Technical tools mentioned
SpyglassPythonTclPerlRTLAXIDDRPCIeEthernetUPFRISC-VArmx86

Job description

1、负责SoC系统设计,包括:定义spec、SoC集成、IP选型和RTL设计;
2、参与SoC的clock/reset/low power/Debug设计;
3、支持SoC验证和软件开发和调试。

1、微电子、计算机等相关专业本科及以上学历,5年及以上SOC设计经验;
2、熟悉SoC架构和顶层接口,熟悉DDR/PCIe/Die2die/Ethernet/安全等协议和设计,熟悉AXI等总线标准及CPU/Fabric等IP配置,有高性能或先进工艺SoC设计、IP集成、CPU体系结构(RISC-V/Arm/x86)设计集成经验者优先;
3、有扎实的RTL编程能力和设计经验;
4、熟悉IC开发流程,会使用Spyglass等基本的前端EDA工具,熟悉Python/Tcl/Perl等流程常用脚本;
5、熟悉SoC pad、Clock/Reset、Boot-up、Debug等方面的设计;
6、熟悉SOC low-power设计,熟悉芯片电源方案、Sequence、UPF等方面的优先。

About ByteDance

Developing AI-driven content platforms and mobile applications.

Similar jobs

SoC Design Engineer roles near Beijing, Beijing
1w
Save
Mark Applied
Hide
SOC设计工程师
Beijing or Xi'an or Shanghai or Shenzhen
OnsiteFull Time
Xiaomi
XiaomiHKEX: 1810: Designs and manufactures smartphones, consumer electronics, and smart devices.
Relevant degree in microelectronics, integrated circuits, electronic information, communications, or computer science. Verilog and SoC design knowledge preferred, with familiarity with EDA tools, bus protocols, and strong teamwork skills.
Verilog, Synopsys, Cadence, Mentor, Electronic Design Automation (EDA), Lint, Clock Domain Crossing (CDC), RTL, CHI, AXI, AHB, APB, AMBA
3w
Save
Mark Applied
Hide
soc设计工程师(cpu)
Beijing or Shanghai
OnsiteFull Time
Li Auto
Li AutoNASDAQ / HKEX: LI / 2015: Designing and manufacturing premium smart electric vehicles.
3+ YOEBachelor's degree and 3+ years CPU subsystem/SoC design or integration experience; familiarity with SoC architecture, ARM A-series integration, CMN and performance tuning, SDC/timing analysis, FPGA/EMU bring-up, and strong cross-team collaboration.
FPGA, EMU, SDC, CMN, ARM
3mo
Save
Mark Applied
Hide
SOC设计工程师(In-System Test方向) MBJ20260430
Beijing, Beijing, China
OnsiteFull Time
MediaTek
MediaTekTaiwan Stock Exchange: 2454: Designs and develops system-on-chip solutions for electronic devices.
2+ YOEBachelor's in electronics or related, 2+ years ASIC/SoC design experience, Verilog HDL proficiency, Power/Clock/Reset architecture experience, scripting (Makefile/Tcl/Perl/Python), and strong English technical writing/presentation skills.
Verilog HDL, Makefile, Tcl, Perl, Python
8mo
Save
Mark Applied
Hide
资深SoC设计工程师-2026
Shanghai or Beijing or Hangzhou or Shenzhen or Chengdu
OnsiteFull Time
曦望Sunrise
曦望Sunrise: Designs and produces high-performance AI inference GPU chips.
3+ YOEBachelor in computer/electronics/semiconductor, 3+ years experience; expertise in memory protocols (HBM/LPDDR/GDDR/3D), memory integration and bring-up, SoC full-flow design, packaging; familiar with RDMA,OISA,ETH-X,UCIe,PCIe and GPGPU/NPU architectures.
11mo
Save
Mark Applied
Hide
2026校招-SOC设计工程师-北京
Beijing, Beijing, China
OnsiteFull Time
Smart Logic Technology
Smart Logic Technology: Designs and develops system-on-chip semiconductor solutions.
0+ YOEMaster's degree in electronic engineering or microelectronics; knowledge of digital IC principles; Verilog RTL experience; scripting in Perl/Tcl/Shell/Python; familiarity with ARM/AMBA and EDA tools (Verdi, Spyglass) preferred.
Verilog, perl, tcl, shell, python, Verdi, Spyglass, AMBA, ARM
1y
Save
Mark Applied
Hide
SOC设计工程师 - 实习
Beijing or Chengdu or Shanghai or Xi'an
OnsiteInternship
SmartLogic Tech
SmartLogic Tech: Developing AI-driven solutions for numerical calculation and life sciences.
Bachelor's in communications/electronics/computer, proficient in Verilog and simulation, scripting skills (python, perl, shell), understanding of SoC design flow and SDC/DFT/Synthesis/STA.
Verilog, python, perl, shell, SDC, Synthesis, DFT, STA
1y
Save
Mark Applied
Hide
SOC设计高级工程师
Haikou or Beijing
OnsiteFull Time
BrightChip
BrightChip: Specializes in developing high-performance AI acceleration chips and hardware.
5+ YOEMaster's degree in IC/microelectronics/computer/communications, 5+ years SoC integration experience, ASIC design flow knowledge, proficiency with Verilog, verification, timing and low-power flows.
Verilog, VCS, Spyglass, DC, PT, shell, Perl, Makefile, SDC, UPF, CoreSight, GIC, TrustZone, bootrom, SMMU, Cache, ARMv8, ARMv9, RISC-V
3y
Save
Mark Applied
Hide
SOC设计工程师
Xi'an or Beijing or Shanghai or Chengdu or Shenzhen
OnsiteFull Time
Smart Logic Tech
Smart Logic Tech: Designs and develops high-performance reconfigurable processor chip architecture.
Master's degree in communications/electronics/computer, proficient in Verilog and simulation, scripting skills (Python/Perl/Shell), understanding of SoC design flow and CPU subsystem integration.
Verilog, Python, Perl, Shell