OMNIVISION
Posted 4mo ago

(Sr. Engineer / Engineer) Process Integration Engineer (Device)

OMNIVISION
Shin-Yokohama, Kanagawa, Japan
OnsiteFull Time
Responsibilities
  • layout design
  • wafer testing
  • data analysis
Requirements
  • Experience in device test structure design
  • Wafer testing analysis
  • Data analysis, and collaboration with CIS/pixel teams
  • English/Japanese skills
  • Associate's degree or higher
Technical tools mentioned
layout design toolsstatistical data analysis software

Job description

Responsibilities: 
Process Integration Engineer (Device) requires experience in the layout design and the analysis of wafer testing for CMOS device, working in close collaboration with CIS process integration engineers and pixel designers.
• Comprehend device test structure requirement and perform hands-on layout design and verification
• Analyze silicon testing results by using data analysis software and prepare a summary.
• Organize device characteristics and wafer testing results to support CMOS image sensor development.
• Collaborate with process integration, TCAD, and pixel design teams based on product requirements and schedules.
 
Requirements: 
•1+ years of experience in test structure design using layout design tool.
•1+ years of experience in analysis of wafer testing result using statistical data analysis software.
•Basic knowledge of semiconductors, MOS transistor structures, device performance.
•Support daily operations and coordination for smooth project handling.
•Understanding of CIS pixel structure and operation is a plus.
•Associate's Degree or higher in Electrical Engineering, Physics, a related field, or equivalent work experience.
•Need English communication skill (beginner level, not need very fluent) and Japanese communication skill (Business level)
•Result oriented and embraced change behaviors.
 

About OMNIVISION

Designs and develops advanced imaging and display semiconductor solutions.

Similar jobs

Process Integration Engineer roles near Shin-Yokohama, Kanagawa
5mo
Save
Mark Applied
Hide
Senior Engineer II, Mechanical Engineering
Tama, Tokyo, Japan
OnsiteFull Time
ASM International
ASM InternationalEuronext Amsterdam: ASM: Provides wafer processing equipment for semiconductor device manufacturing.
5+ YOEMaster’s degree in mechanical engineering or related field; 5+ years mechanical engineering and 3+ years 3D CAD experience; complex systems, semiconductor equipment, communication, English, and frequent travel required.
Creo Parametric, CVD, ALD, EPI, PVD
5mo
Save
Mark Applied
Hide
Senior Engineer II, Mechanical Engineering
Tokyo, Tokyo, Japan
OnsiteFull Time
ASM
ASMEuronext Amsterdam: ASM: Designs and manufactures advanced semiconductor wafer processing equipment.
3+ YOEMaster’s degree in Mechanical Engineering; 3+ years CAD/mechanical design; experience with semiconductor equipment; travel willingness; strong communication.
3D CAD, Creo Parametric, CAD Modeling, Engineering Calculations
6mo
Save
Mark Applied
Hide
Fab Engineer Process Integration
Hiroshima, /, Japan
OnsiteFull Time
Micron Technology
Micron TechnologyNASDAQ: MU: Designs and manufactures semiconductor memory and data storage solutions.
2+ YOEBachelor's/Master's/PhD in a technical field; 2+ years process integration or fab module experience; DRAM process experience preferred; strong data analysis and communication skills.
Microsoft Office, Statistical Process Control, Data analysis
2w
Save
Mark Applied
Hide
Principal Medium Voltage (MV) Power MOSFET Process Integration Engineer
Tokyo, Tokyo, Japan
HybridFull Time
Renesas Electronics
Renesas ElectronicsTokyo Stock Exchange: 6723: Designs and manufactures semiconductors for automotive and industrial systems.
Ph.D. preferred (M.S. acceptable) in EE/Physics, extensive power semiconductor device/process experience, TCAD experience, intermediate English and Japanese, device characterization and yield improvement skills.
TCAD