Amazon
Posted 4mo ago

Sr MLA Design Verification Engineer, Cloud-Scale Machine Learning Acceleration - Annapurna Labs

Amazon
Cupertino or Austin
$183k-$248k/yrOnsiteFull Time
Responsibilities
  • Verify SOC designs
  • Integrate IPs into testbench
  • Create test plans
Requirements
  • 8+ years of design verification experience with SystemVerilog/UVM
  • 8+ years in testbench development
  • Bachelor's degree in a related field
Technical tools mentioned
SystemVerilogUVMCC++PythonAMBAPCIeUCIe

Job description

Description

Our Machine Learning Acceleration (MLA) team develops the Inferentia and Trainium SOCs that are used to power today’s AI workloads in datacenters all around the world. As a member of the Cloud-Scale Machine Learning Acceleration, you’ll collaborate with multiple teams to drive improvements in silicon yield & performance - it’s still Day One here at Amazon!

Amazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. We have data center locations in the U.S., Europe, Singapore, and Japan, and customers across all industries. We are seeking experienced Design Verification Engineers to build the next generation of our cloud server chips. Our success depends on our world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies.

As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of custom silicon in our data centers.


Key job responsibilities
- Verify custom chip designs at the SOC level
- Integrate 3rd party IPs and VIPs into the SOC testbench
- Create comprehensive testplans, write robust random testcases, and execute coverage plans
- Maintain autosmoke and regression infrastructure
- Dive deep into bugs and triages
- Mentor junior engineers

About the team
Inclusive Team Culture

Here at AWS, we embrace our differences. We are committed to furthering our culture of inclusion. We have ten employee-led affinity groups, reaching 40,000 employees in over 190 chapters globally. We have innovative benefit offerings, and host annual and ongoing learning experiences, including our Conversations on Race and Ethnicity (CORE) and AmazeCon (gender diversity) conferences. Amazon’s culture of inclusion is reinforced within our 14 Leadership Principles, which remind team members to seek diverse perspectives, learn and be curious, and earn trust.

Work/Life Balance
Our team puts a high value on work-life balance. It isn’t about how many hours you spend at home or at work; it’s about the flow you establish that brings energy to both parts of your life. We believe striking the right balance between your personal and professional life is critical to life-long happiness and fulfillment. We offer flexibility in working hours and encourage you to find your own balance between your work and personal lives.

Mentorship & Career Growth
Our team is dedicated to supporting new members. We have a broad mix of experience levels and tenures, and we’re building an environment that celebrates knowledge sharing and mentorship. Our senior members enjoy one-on-one mentoring. We care about your career growth and strive to assign projects based on what will help each team member develop into a better-rounded engineer and enable them to take on more complex tasks in the future.

Basic Qualifications

- Bachelor's degree or above in Computer Science, Computer Engineering, Electrical Engineering, or related fields
- 8+ years of design verification experience using System Verilog and UVM
- 8+ YOE in testbench development including: stimulus, checkers, assertions and coverage

Preferred Qualifications

- Experience using multiple verification platforms: UVM test bench, FPGA, emulator, software environments, and system testing
- Experience verifying multiple levels of design including: custom blocks, IP blocks, sub-systems, and fullchip SOC system testing.
- Experience with C/C++ and Object-Oriented Programming.
- Experience with scripting languages, for e.g. Python.
- Experience with AMBA protocols, for e.g. AHB/APB/AXI
- Experience with interconnect protocols, for e.g. PCIe and UCIe
- Experience with memory sub-systems, including cache coherency and synchronization techniques
- Experience with verifying complex CPU, GPU, or ML accelerator designs

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Los Angeles County applicants: Job duties for this position include: work safely and cooperatively with other employees, supervisors, and staff; adhere to standards of excellence despite stressful conditions; communicate effectively and respectfully with employees, supervisors, and staff to ensure exceptional customer service; and follow all federal, state, and local laws and Company policies. Criminal history may have a direct, adverse, and negative relationship with some of the material job duties of this position. These include the duties and responsibilities listed above, as well as the abilities to adhere to company policies, exercise sound judgment, effectively manage stress and work safely and respectfully with others, exhibit trustworthiness and professionalism, and safeguard business operations and the Company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at https://amazon.jobs/en/benefits.



USA, CA, Cupertino - 183,000.00 - 247,600.00 USD annually
USA, TX, Austin - 159,200.00 - 215,300.00 USD annually

About Amazon

Global online retail and cloud computing technology provider.

Similar jobs

Design Verification Engineer roles near Cupertino, California
4d
Save
Mark Applied
Hide
Design Verification Engineer
Santa Clara or Folsom or Austin
$153k-$229k/yr HybridFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
8+ YOEAdvanced SystemVerilog, UVM, C/C++, Python or Perl, and formal verification experience; bachelor's plus 8 years or master's plus 6 years in a related discipline preferred.
SystemVerilog, UVM, C, C++, Python, Perl, DFI, DDR5, LPDDR5, LPDDR6, DIMM, RTL, BIOS, GLS, NLP, XPROP, VIP, BFM
4d
Save
Mark Applied
Hide
Staff Design Verification Engineer
Sunnyvale, California, United States
$250k-$300k/yr OnsiteFull Time
Cerebras Systems
Cerebras SystemsNasdaq: CBRS: Manufactures specialized computer chips designed for AI.
10+ YOERequires 10+ years of design verification experience, SystemVerilog, DPI, UVM, Python or Perl, scalable testbench development, verification tools, and strong debugging skills. BS or MS in computer science or electrical engineering desired.
SystemVerilog, DPI, UVM, Python, Perl
5d
Save
Mark Applied
Hide
DV engineer
San Jose, California, United States
$75-$90/hr OnsiteFull Time, Contract
Quest Global
Quest Global: Global engineering services for product development and lifecycle management.
6+ YOERequires 6+ years of design verification experience, a BE/BTech/MTech in Electronics, Electrical, or related fields, and proficiency in SystemVerilog, UVM, OVM, C/C++, Perl, TCL, and verification methodologies.
SystemVerilog, UVM, OVM, C/C++, Perl, TCL, Verilog, ARM, DSP, DDR3, AHB, AXI, PCI Express, SV DPI-C, EDA tools
5d
Save
Mark Applied
Hide
Principal Design Verification Engineer – CPU Coherent Interconnect
Santa Clara or Austin or Boston
$231k-$283k/yr OnsiteFull Time
SiFive
SiFive: Designs and licenses high-performance RISC-V processor intellectual property.
12+ YOEBS, MS, or PhD in a relevant field and 12+ years of CPU, subsystem, SoC, or ASIC functional verification experience. Requires SystemVerilog, cache coherence, subsystem verification, and Python or similar scripting skills.
SystemVerilog, Python
5d
Save
Mark Applied
Hide
Principal Design Verification Engineer- SerDes/PHY
San Jose, California, United States
$207k-$230k/yr OnsiteFull Time
Astera Labs
Astera LabsNASDAQ: ALAB: Designs connectivity solutions for cloud and AI infrastructure.
8+ YOEBachelor's degree in engineering and 8+ years of high-speed SerDes, PHY, or mixed-signal design verification experience. Requires SystemVerilog, UVM, analog/mixed-signal co-simulation, RNM, and serial protocol expertise.
SystemVerilog, UVM, Python, Perl, Palladium, Veloce, ZeBu, CXL, Ethernet, NVLink, PCIe, UALink, UCIe
1w
Save
Mark Applied
Hide
Design Verification Engineer
Santa Clara, California, United States
$45k-$121k/yr OnsiteFull Time
Wipro
WiproNYSE: WIT: Global technology services and consulting for digital transformation.
3+ YOERequires 3–5 years of experience with VLSI hardware verification, SystemVerilog, UVM, AMBA protocols, test planning, coverage analysis, simulation debugging, regressions, and power-aware verification.
SystemVerilog, UVM, AMBA, UPF, CPF, VLSI, HVL
1w
Save
Mark Applied
Hide
Staff Design Verification Engineer – SoC and eFPGA
San Jose, California, United States
$151k-$219k/yr OnsiteFull Time
Analog Devices
Analog DevicesNASDAQ: ADI: Designs and manufactures semiconductors for signal processing and power management.
5+ YOEMaster's degree or equivalent experience; expertise in SoC verification, UVM, SystemVerilog, Verilog, C/C++, Python, RTL debugging, bus protocols, automation, and distributed compute environments.
UVM, SystemVerilog, Verilog, C, C++, Python, SystemC, Transaction-Level Modeling (TLM), AXI, AHB, RTL, FPGA, SoC
1w
Save
Mark Applied
Hide
Design Verification Engineer
Broomfield or San Diego or Fort Collins or San Jose or Irvine
$144k-$230k/yr OnsiteFull Time
Broadcom
BroadcomNASDAQ: AVGO: Designs and sells semiconductors and infrastructure software to enterprises.
10+ YOE12+ years verification experience for complex digital and mixed-signal circuits; proficiency with SystemVerilog/UVM/SVA, scripting, simulation tools, and RTL/gate-level debug; BS/MS in EE/CE.
SystemVerilog, UVM, SVA, Synopsys, Cadence, Mentor, Perl, Python, Tcl, DesignSync, git, Palladium, Veloce, Zebu, Xilinx, ICL, PDL, Tessent