Analog Devices
Posted 1mo ago

Staff Engineer, Design Verification Engineering

Analog Devices
Wilmington, Massachusetts, United States
$172k-$210k/yrHybridFull Time
Responsibilities
  • developing environments
  • executing verification
  • integrating ips
Requirements
  • Master's+4yrs or Bachelor's+6yrs in relevant engineering
  • Experience with System Verilog and UVM
  • Metric-driven verification
  • Simulation debug
  • IP/VIP integration
  • Verification planning, and scripting for automation
Technical tools mentioned
UVMSystem Verilog

Job description

About Analog Devices

Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.

          

Employer: Analog Devices, Inc.  

Job Title: Staff Engineer, Design Verification Engineering

Job Requisition: 1010.1263.5 / R264022

Job Location: Wilmington, Massachusetts

Job Type: Full Time

Rate of Pay: $171,787 - $209,715 per year

Duties:                        

Develop and execute UVM-based verification environments for block-level and full-chip ASIC/SOC designs. Create and implement verification plans and strategies, including constrained-random and directed test cases. Write and analyze functional coverage, assertions, and metrics to ensure thorough verification and track progress. Integrate and verify third-party and custom IPs/VIPs within subsystem-level UVM environments. Collaborate with design and cross-functional teams to review test plans, resolve issues, and ensure coverage closure. Support post-silicon verification activities, working with evaluation and applications engineering teams. Automate simulation data analysis and model validation using scripting languages and design automation tools.

Partial telecommute benefit (2 days/week work from home).

Requirements: Must have a Master’s degree in Computer Science, Computer Engineering, Electrical Engineering, Electronic Engineering, or closely related technical field (willing to accept foreign education equivalent) and four (4) years of experience as a Design Verification Engineer or related occupation performing IC design or validation.

In the alternative, a Bachelor’s degree in Computer Science, Computer Engineering, Electrical Engineering, Electronic Engineering, or closely related technical field (willing to accept foreign education equivalent) and six (6) years of experience as a Design Verification Engineer or related occupation performing IC design or validation.

Must also possess the following (quantitative experience requirements not applicable to this section):

  • Demonstrated Expertise (“DE”) using metric-driven verification throughout the full lifecycle of design/verification, including verification planning, test bench and test case development using System Verilog and UVM.
  • DE learning end application/systems and mapping into smart verification test plans.
  • DE translating Design Verification requirements such as test plans into a robust DV environment as well as architecting and analyzing coverage to drive convergence.
  • DE using UVM agents, and integrating third-party or custom Verification IPs (VIPs) to develop stimulus sequences and functional checkers within a UVM testbench.
  • DE debugging simulations and analyzing waveforms.

Contact: Eligible for employee referral program. Apply online at https://www.analog.com/en/careers.html and Reference Position Number: R264022.

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export  licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls.  As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.

Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.

EEO is the Law: Notice of Applicant Rights Under the Law.

Job Req Type: Experienced

          

Required Travel: No

          

Shift Type: 1st Shift/Days

  • Actual wage offered may vary depending on work location, experience, education, training, external market data, internal pay equity, or other bona fide factors.

  • This position qualifies for a discretionary performance-based bonus which is based on personal and company factors.

  • This position includes medical, vision and dental coverage, 401k, paid vacation, holidays, and sick time, and other benefits.

About Analog Devices

Designs and manufactures semiconductors for signal processing and power management.

Similar jobs

Design Verification Engineer roles near Wilmington, Massachusetts
5d
Save
Mark Applied
Hide
SOC Design Verification Lead
Boxborough, Massachusetts, United States
$175k-$300k/yr HybridFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
5+ YOESeasoned SoC design verification and infrastructure architect with testbench architecture, verification methodology, project execution, and SoC architecture expertise; UVM, C++, SystemVerilog, GitHub Copilot, and Cursor experience preferred.
UVM, C++, SystemVerilog, GitHub Copilot, Cursor
6d
Save
Mark Applied
Hide
Design Verification Engineer
Waltham, Massachusetts, United States
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
Responsible for verifying the functionality and performance of Apple's system-on-chip products; the posting does not specify education, certifications, or experience requirements.
1w
Save
Mark Applied
Hide
Principal Design Verification Engineer – CPU Coherent Interconnect
Santa Clara or Austin or Boston
$231k-$283k/yr OnsiteFull Time
SiFive
SiFive: Designs and licenses high-performance RISC-V processor intellectual property.
12+ YOEBS, MS, or PhD in a relevant field and 12+ years of CPU, subsystem, SoC, or ASIC functional verification experience. Requires SystemVerilog, cache coherence, subsystem verification, and Python or similar scripting skills.
SystemVerilog, Python
1mo
Save
Mark Applied
Hide
Design Verification Engineer – Physical AI Compute
Santa Clara or Austin or Boston
$75k-$275k/yr OnsiteFull Time
Velaura AI
Velaura AI: Developing ultra-low-power silicon and IP for AI accelerators.
Experience verifying complex digital/SoC systems with SystemVerilog/UVM, C/C++, assertions, formal, emulation and debugging across HW/SW boundaries.
SystemVerilog, UVM, C, C++, formal verification, emulation, FPGA
1mo
Save
Mark Applied
Hide
Senior Principal Design Verification Engineer - FPGA - (Sign-on Bonus)
San Diego or Nashua or Austin or Totowa or California or New Hampshire or Texas or New Jersey or United States
$130k-$222k/yr OnsiteFull Time
BAE Systems
BAE SystemsLondon Stock Exchange: BA: Provides advanced defense, aerospace, and security technology solutions.
8+ YOEBachelor's degree with 8+ years (or equivalent experience); eligible for Secret clearance; experience with SystemVerilog/UVM/OVM and/or VHDL, Mentor Questa or Cadence tools; FPGA/ASIC verification, test plan development, and strong communication.
SystemVerilog, UVM, OVM, VHDL, Mentor Questa, Cadence, Perl, Python, C++, Java, Git, Jira, BitBucket, Matlab, Simulink
2mo
Save
Mark Applied
Hide
Design Verification Engineer, PLM
Portsmouth, New Hampshire, United States
OnsiteFull Time
Laborie
Laborie: Manufacturer of specialized medical diagnostic and therapeutic equipment.
2+ YOEBachelor's in engineering and 2+ years experience in design, development, and testing; knowledge of design control, validation, and regulatory standards; proficiency with test documentation and engineering change processes.
Azure DevOps, JIRA, Greenlight Guru, SAP
2mo
Save
Mark Applied
Hide
Modem HW Design Verification Engineer – AI Driven Next Gen Modem Hardware Development
San Diego or Santa Clara or Boxborough
$128k-$192k/yr OnsiteFull Time
Qualcomm
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
1+ YOEDegree in computer/electrical engineering or related field (BS/MS/PhD) with 1+ years (MS) or 2+ years (BS) engineering experience. Experience in verification planning, SystemVerilog/UVM, RTL languages, C/C++, Python/Perl, Unix/Linux scripting, and GenAI/ML-assisted verification preferred.
SystemVerilog, UVM, OVM, Verilog, VHDL, C, C++, SystemC, Python, Perl, Unix/Linux shell scripting, Makefiles, XML, RTL
2mo
Save
Mark Applied
Hide
Design Verification Engineer - Viasat Government
Marlborough or Carlsbad
$133k-$210k/yr OnsiteFull Time
Viasat
ViasatNASDAQ: VSAT: Provider of global satellite-based connectivity and secure communication solutions.
5+ YOEBachelor's in Electrical or Computer Engineering; 5+ years hardware verification with SystemVerilog/UVM; RTL verification; strong SystemVerilog/UVM; experience with industry EDA tools; US citizenship and active Secret clearance; willingness to travel up to 10%
SystemVerilog, UVM, Siemens Questa, Cadence, Synopsys, Mentor, Python, TCL