HiringCafe
Analog Devices
Posted 3w ago

Staff Engineer, Design Verification Engineering

Analog Devices
analog.comView all open roles
Bangalore, Karnataka, India
OnsiteFull Time
Responsibilities
  • architecting verification
  • mentoring engineers
  • driving coverage
Requirements
  • Expert SystemVerilog/UVM
  • Mixed-signal verification
  • EDA tools (Cadence/Synopsys)
  • Scripting (Python/Perl/TCL/Shell)
  • MS/PhD preferred
  • 7+ years verification experience
  • Mentorship and leadership skills
Technical tools mentioned
SystemVerilogUVMPythonPerlTCLShellCadenceSynopsys

Job description

About Analog Devices

Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.

          

Staff Design Verification Engineer

About the Role
As a Staff Design Verification Engineer at Analog Devices, you will provide technical leadership in developing verification strategies for our most complex analog and mixed-signal designs. You'll architect sophisticated verification environments, mentor junior engineers, and collaborate across organizational boundaries to ensure product quality and reliability.
Working with limited direction, you'll apply your deep technical expertise to solve critical verification challenges while representing ADI in interactions with key customers and industry partners. This senior position involves significant influence on verification methodology adoption and technical decisions that impact crucial organizational objectives.

Key Responsibilities

  • Strategic Leadership: Architect and lead verification strategy for complex digital and mixed-signal designs, acting as a key contributor in critical verification environments
  • Verification Architecture: Design and implement sophisticated UVM-based verification environments that ensure comprehensive test coverage and design quality
  • Technical Mentorship: Guide and develop junior engineers, serving as a resource for colleagues with less experience while modeling professional behaviors
  • Cross-Functional Direction: Coordinate work across organizational lines, collaborating with design teams on verification requirements and sign-off criteria
  • Problem Resolution: Lead complex debugging efforts across RTL and gate-level simulations with minimal direction, developing resolutions that require in-depth analysis
  • Coverage Closure: Drive functional and code coverage closure using advanced verification methodologies to ensure design accuracy
  • Post-Silicon Support: Lead post-silicon validation activities, contributing expertise to address critical issues
  • Customer Representation: Serve as principal customer contact on projects, representing ADI's technical excellence and customer commitment


Must Have Skills

  • SystemVerilog and UVM Expertise: Expert-level knowledge of SystemVerilog and Universal Verification Methodology for architecting advanced verification environments for complex designs
  • Test Planning and Strategy: Demonstrated ability to develop comprehensive verification plans that drive coverage-driven methodologies and verification closure
  • Mixed-Signal Verification: Deep understanding of mixed-signal design principles and verification methodologies, with experience implementing sophisticated verification approaches
  • Debugging Mastery: Advanced debugging skills across multiple design abstractions, with proven ability to resolve complex verification issues with minimal direction
  • EDA Tool Proficiency: Extensive experience with electronic design automation tools (Cadence/Synopsys) and formal verification techniques
  • Scripting and Automation: Advanced proficiency in Python, Perl, TCL, or Shell scripting for creating sophisticated verification automation frameworks
  • Technical Leadership: Demonstrated ability to influence verification direction, mentor junior engineers, and drive methodology adoption across teams


Preferred Education and Experience

  • MS/PhD in Electrical Engineering, Computer Engineering, or related field
  • 7-10+ years of relevant digital design verification experience, with particular emphasis on mixed-signal verification


Why You'll Love Working Here
At Analog Devices, you'll be part of a collaborative and innovative team that's shaping the future of technology. We offer a supportive environment focused on professional growth, competitive compensation and benefits, work-life balance, and the opportunity to work on cutting-edge projects that make a real impact on the world.
Your expertise will shape the future of technology, and you'll be supported by a culture that values continuous advancement and professional growth. Join us and help create the technologies that bridge the physical and digital worlds, making a tangible difference in how people live, work, and connect.

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export  licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls.  As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.

Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.

Job Req Type: Experienced

          

Required Travel: Yes, 10% of the time

          

Shift Type: 1st Shift/Days

About Analog Devices

Designs and manufactures semiconductors for signal processing and power management.

Year founded
1965
Employees
24500
Industries
SemiconductorsElectronics
Activities
Semiconductor manufacturingIntegrated circuit designSignal processing hardwareElectronic component developmentData conversion technology
Organization type
Public
Subsidiaries
Maxim IntegratedLinear TechnologyHittite MicrowaveInvecasOtosense
Headquarters
US

Similar jobs

Design Verification Engineer roles near Bangalore, Karnataka
17h
Save
Mark Applied
Hide
Sr Engineer, Design Verification
Bengaluru, Karnataka, India
OnsiteFull Time
Renesas Electronics
Renesas ElectronicsTokyo Stock Exchange: 6723: Designs and manufactures semiconductors for automotive and industrial systems.
2+ YOEBachelor's or master's degree in electronics or electrical engineering, 2–5 years of complex IC design or verification experience, and expertise with SystemVerilog and UVM verification environments.
SystemVerilog, UVM, DDR4, DDR5, LPDDR5, DIMM
Job PostingView all
3d
Save
Mark Applied
Hide
NOC DV Sr Engineer
Bengaluru, Karnataka, India
OnsiteFull Time
Qualcomm
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
3+ YOERequires a degree in computer science, electrical/electronics engineering, or related field and 3+ years of hardware experience, with expertise in IP verification, UVM, ARM bus protocols, SystemVerilog, and verification environments.
Certitude, VC Formal, VPlan, SystemVerilog, UVM, Python, Perl, C, C++, SystemC
Job PostingView all
1w
Save
Mark Applied
Hide
Senior Design Verification Engineer, Google Cloud
Bengaluru, Karnataka, India
OnsiteFull Time
Google
GoogleNASDAQ: GOOGL: Provides online search, advertising, cloud computing, and consumer electronics.
8+ YOEBachelor's degree or equivalent practical experience and 8 years verifying digital logic at RTL level using SystemVerilog or Specman/E for FPGAs or ASICs. Networking verification experience required.
SystemVerilog, Specman/E, Field Programmable Gate Arrays (FPGAs), ASICs, Universal Verification Methodology (UVM)
Job PostingView all
1w
Save
Mark Applied
Hide
Senior Design Verification Engineer, SSG
Bengaluru, Karnataka, India
OnsiteFull Time
Amazon
AmazonNASDAQ: AMZN: Global online retail and cloud computing technology provider.
10+ YOEBachelor's degree in electrical engineering or related field and 10+ years of semiconductor ASIC experience, including end-to-end design verification of major SoC blocks; requires UVM, SystemVerilog, automation, and verification platform expertise.
SystemVerilog, UVM, Python, Perl, C, FPGA, Simulation, Emulation, RTL, UPF, AMBA
Job PostingView all
1w
Save
Mark Applied
Hide
Design Verification Engineer II
Bengaluru, Karnataka, India
HybridFull Time
Microsoft
MicrosoftNASDAQ: MSFT: Develops software, services, devices, and cloud computing solutions.
3+ YOERequires 3+ years in design verification, complex CPU or SoC IP experience, verification principles, UVM or C++ environments, computer architecture, RTL debugging, simulation or emulation, and Python or Perl scripting.
SystemVerilog, UVM, SVA, C, C++, Python, Perl, Verilog
Job PostingView all
2w
Save
Mark Applied
Hide
Mixed Signal Design Verification Engineer
Bangalore, Karnataka, India
HybridFull Time
Intel
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
3+ YOEBachelor's or Master's in electrical/VLSI field,3+ years (Master's) or 4+ years (Bachelor's) experience in ASIC/IP verification, proficiency with System Verilog,UVM,Verilog,EDA simulators and scripting (Python/Perl/Tcl).
System Verilog, UVM, Verilog, Synopsys VCS, Cadence Xcelium, Mentor Questa, Python, Perl, Tcl, UPF, Git, Perforce
Job PostingView all
2w
Save
Mark Applied
Hide
Principal Engineer, ASIC Design Verification
Bengaluru, Karnataka, India
OnsiteFull Time
Ayar Labs
Ayar Labs: Develops optical interconnect technology for high-speed data movement.
12+ YOEMS in EE/CE with 12+ years ASIC/SoC verification experience; expert SystemVerilog and UVM; protocol knowledge (PCIe, AMBA/AXI, UCIe), scripting (Python, Perl, Tcl, Shell); coverage and formal verification experience.
SystemVerilog, UVM, PCIe, ARM, AMBA/AXI, UCIe, Python, Perl, Tcl, Shell, VC Formal, SystemVerilog Assertions (SVA), C, C++, SystemC, RISC-V
Job PostingView all
2w
Save
Mark Applied
Hide
Senior Design Verification Engineer
Bengaluru, Karnataka, India
OnsiteFull Time
onsemi: Designs and manufactures semiconductor solutions for power and sensing.
3+ YOEBS/MS in Electrical Engineering, 3+ years digital verification experience, expertise in verification methodologies (UVM), constrained-random and assertion-based verification, verification planning, coverage and regression management, strong English.
SystemVerilog, UVM, Python, Tcl
Job PostingView all