HiringCafe
Join our community

272 analog engineer jobs at 87 companies in Santa Cruz, CA

2mo
Save
Mark Applied
Hide
Analog Engineer
Hillsboro or Santa Clara or Austin or Phoenix
$164k-$269k/yr HybridFull Time
Intel
IntelNasdaq: INTC: Designs and manufactures microprocessors and semiconductor components.
4+ YOEBachelor's/Master's/PhD in EE/CE or related field with 4+–8+ years analog/mixed-signal design experience; expertise in analog circuit design, CMOS, tape-out, and verification; strong collaboration and problem-solving skills.
Job PostingView all
2w
Save
Mark Applied
Hide
Principal Analog Engineer
San Jose, California, United States
$209k-$261k/yr OnsiteFull Time
Renesas Electronics
Renesas ElectronicsTokyo Stock Exchange: 6723: Designs and manufactures semiconductors for automotive and industrial systems.
10+ YOEExpert in PMIC and power management circuits, high-precision analog IC design, CMOS/BCD process knowledge, Cadence and Matlab simulation, lab evaluation; BSEE with 15+ years or MSEE/PhD with 10+ years experience.
Cadence, Cadence AMS, Matlab
Job PostingView all
3mo
Save
Mark Applied
Hide
AirPods Analog Engineer - Power
Cupertino or United States
OnsiteFull Time
Apple
AppleNASDAQ: AAPL: Designs and sells consumer electronics, software, and online services.
7+ YOEBS/MS in EE; 7+ years in industry; power and audio mixed-signal expertise; strong analog/mixed-signal analysis.
I2C, SPI, I2S, PDM, MATLAB, Python
Job PostingView all
1mo
Save
Mark Applied
Hide
Hardware Engineer, Analog
New York City or London or Palo Alto or Copenhagen or Seoul
$200k-$285k/yr OnsiteFull Time
Normal Computing
Normal Computing: Building probabilistic AI and thermodynamic computing for semiconductor design.
End-to-end analog and PCB design experience, silicon and PCB bringup, memory and bitcell experience, Cadence flow proficiency, and scripting for automation.
Virtuoso, Spectre, Assembler, Extraction, Layout, GDSII, Python, Perl
Job PostingView all
2d
Save
Mark Applied
Hide
Principal Analog Design Engineer
Irvine or San Jose or Vancouver or Ottawa
$150k-$250k/yr OnsiteFull Time
Celero Communications
Celero Communications: Developing high-performance coherent DSP technology for AI connectivity.
5+ YOEMaster’s or PhD in electrical engineering or a related field, 5+ years of experience, strong analog design fundamentals, and experience with Virtuoso, Spectre, ADE, and advanced CMOS verification flows.
Virtuoso, Spectre, ADE, EMX, Momentum, HFSS, CMOS, FinFET, PLL, VCOs, VGA, CTLE, DRV, LDOs
Job PostingView all
3mo
Save
Mark Applied
Hide
Principal Analog Design Engineer
San Jose or United States
$175k-$350k/yr HybridFull Time
TylSemi
TylSemi: Building chiplet-native infrastructure for high-performance AI systems.
5+ YOE5+ years analog/mixed-signal IC design experience; strong analog fundamentals; proficiency with Spectre, HSPICE, ADE; post-layout closure and debug skills; cross-functional communication.
Spectre, HSPICE, ADE, waveform/debug tooling
Job PostingView all
2mo
Save
Mark Applied
Hide
Staff Engineer, Analog design
San Jose, California, United States
$109k-$155k/yr OnsiteFull Time
Lumentum
LumentumNASDAQ: LITE: Manufacturer of optical and photonic components for global networks.
5+ YOEMaster's (8+ yrs) or Ph.D. (5+ yrs) in EE, proven analog/mixed-signal IC tape-out experience, expertise in high-speed analog blocks, EDA tool proficiency, silicon characterization and lab validation experience.
SPICE, Spectre, Cadence Virtuoso, Mentor Graphics Calibre, Synopsys Custom Compiler, oscilloscopes, spectrum analyzers, network analyzers, parameter analyzers
Job PostingView all
4w
Save
Mark Applied
Hide
Principal Analog Design Engineer
Richardson or San Jose
$170k-$222k/yr HybridFull Time
Qorvo
QorvoNASDAQ: QRVO: Designs and manufactures radio frequency and power semiconductor solutions.
12+ YOEBachelor's in Electrical Engineering,12+ years semiconductor experience,8+ years analog/mixed-signal IC design with DC-DC converter expertise,EMIR/EDA tool experience,ability to communicate technical concepts.
EMIR, Cadence Virtuoso, Simplis, ADS
Job PostingView all
2mo
Save
Mark Applied
Hide
Sr. Analog Design Engineer
San Jose, California, United States
$120k-$180k/yr OnsiteFull Time
Credo Semiconductor
Credo SemiconductorNASDAQ: CRDO: Designing high-speed semiconductor connectivity solutions for data infrastructure.
5+ YOEM.S. or Ph.D. in Electrical Engineering, 5+ years IC development with advanced CMOS (FinFET) experience; strong analog/mixed-signal circuit knowledge; proficiency with Cadence Virtuoso, Synopsys Custom Compiler, MATLAB, and Verilog.
Cadence Virtuoso, Synopsys Custom Compiler, MATLAB, Verilog
Job PostingView all
5d
Save
Mark Applied
Hide
SMTS Analog Design Engineer
Santa Clara, California, United States
$165k-$235k/yr RemoteFull Time
AMD
AMDNASDAQ: AMD: Designs and manufactures computer processors and graphics technology.
4+ YOEMaster's in electrical, computer, or electronics engineering plus 4 years of related experience, or bachelor's plus 6 years. Requires analog/mixed-signal design, high-speed interfaces, Linux, and C, C++, or Python.
ASIC, DDR, GDDR, HBM, SERDES, Unix, Linux, C, C++, Python
Job PostingView all
2mo
Save
Mark Applied
Hide
Principal Engineer-Analog Design
San Jose, California, United States
$73k-$163k/yr OnsiteFull Time
Microchip Technology
Microchip TechnologyNasdaq: MCHP: Manufacturer of microcontrollers, analog, and mixed-signal integrated circuits.
10+ YOEBS in electrical engineering; 10+ years analog design; 5+ years mixed-signal CMOS; Cadence tools; nano CMOS FinFET experience.
Cadence, Circuit simulators
Job PostingView all
1mo
Save
Mark Applied
Hide
Senior Engineer, Analog Design Engineering
San Jose, California, United States
$157k-$190k/yr HybridFull Time
Analog Devices
Analog DevicesNASDAQ: ADI: Designs and manufactures semiconductors for signal processing and power management.
2+ YOEMaster's in EE or related field, 2 years analog design experience, expertise with transistor-level design and Cadence tools, silicon evaluation and lab test equipment, and participation in product development.
Cadence, spectrum analyzer, oscilloscope, signal generator, CMOS, BCD
Job PostingView all
1d
Save
Mark Applied
Hide
Staff Analog Design Engineer, SerDes Clocking
Santa Clara, California, United States
$155k-$250k/yr HybridFull Time
d-Matrix
d-Matrix: Develops high-performance semiconductor chips for generative AI inference.
5+ YOEBS/MS/PhD in Electrical Engineering and 5+ years of analog or mixed-signal circuit design experience, including silicon ownership of PLL, phase interpolator, or CDR blocks for high-speed SerDes.
MATLAB, Python, PSS, HB, Monte Carlo, Verilog-A, Cadence Virtuoso, Spectre, UCIe, BoW, OIF CEI-112G/224G, IEEE 802.3, PCIe Gen6, PCIe Gen7
Job PostingView all
1d
Save
Mark Applied
Hide
Senior Analog IC Design Engineer
San Jose, California, United States
$211k/yr OnsiteFull Time
Lattice Semiconductor
Lattice SemiconductorNASDAQ: LSCC: Designs and sells low-power programmable logic devices and chips.
5+ YOERequires BS, MS, or PhD in electrical engineering or related field and 5+ years of analog/mixed-signal IC design experience, with advanced FinFET and AMS design-flow expertise.
Cadence schematic capture, Virtuoso, Spectre, AMS
Job PostingView all
4w
Save
Mark Applied
Hide
RF/Analog IC Design Engineer
Santa Clara, California, United States
$169k-$253k/yr OnsiteFull Time
Qualcomm
QualcommNASDAQ: QCOM: Designs and manufactures semiconductors and wireless telecommunications products.
3+ YOEBachelor's or advanced degree in Electrical Engineering with 3+ years RF/analog design experience (or equivalent), experience with Cadence/Virtuoso/ADS, transistor-level RFIC design and ASIC experience preferred.
CADENCE, Virtuoso, ADS
Job PostingView all
2mo
Save
Mark Applied
Hide
Analog Design Engineer
Santa Clara, California, United States
$157k-$160k/yr OnsiteFull Time
OMNIVISION
OMNIVISIONHong Kong Stock Exchange: 0501: Designs and develops advanced imaging and display semiconductor solutions.
Master's in EE/CE/Electro-Optics required; experience with Cadence Virtuoso, AFS/Empyrean ALPS/NanoSpice simulations, Siemens Caliber DRC/LVS, MATLAB and Microsoft Excel; layout, floorplanning, ADC/DAC and mixed-signal design.
Cadence Virtuoso, Cadence, Analog FastSPICE (AFS), Empyrean ALPS, NanoSpice, Siemens Caliber, MATLAB, Microsoft Excel
Job PostingView all
3w
Save
Mark Applied
Hide
Sr. Staff Engineer, Analog/Mixed-Signal Design
San Jose, California, United States
$180k-$223k/yr OnsiteFull Time
Ayar Labs
Ayar Labs: Develops optical interconnect technology for high-speed data movement.
6+ YOEM.S. in Electrical Engineering,6+ years analog/mixed-signal design,experience with high-speed analog blocks and FinFET CMOS,proficient with Cadence/ADE/Layout/Spectre;Python and SKILL preferred.
Cadence, ADE, Layout, Spectre, Python, SKILL
Job PostingView all
2mo
Save
Mark Applied
Hide
Staff Custom Analog Layout Engineer
San Jose or United States
$139k-$259k/yr HybridFull Time
Nokia
NokiaNYSE: NOK: Sells telecommunications infrastructure and software for global network operators.
10+ YOEBS degree or equivalent; 10+ years in analog/mixed-signal layout design; proficient with layout tools and DRC/LVS/ERC flows.
Virtuoso, Laker, Calibre, PVS, IC Validator, DRC/LVS/ERC tools, RC extraction, EM/IR analysis
Job PostingView all
4w
Save
Mark Applied
Hide
Principal Analog Design Engineer
San Jose, California, United States
$191k-$262k/yr HybridFull Time
Infineon Technologies
Infineon TechnologiesFrankfurt Stock Exchange: IFX: Designs and manufactures semiconductors for power and IoT systems.
6+ YOEPhD+6 years or MS EE+8 years in analog/mixed-signal design; strong experience with ADC/DAC, amplifiers, PLLs, regulators, high-speed and FinFET design; excellent communication.
Job PostingView all
2mo
Save
Mark Applied
Hide
Analog/RF IC Layout Design Engineer
Colorado Springs or Santa Clara
$120k-$200k/yr OnsiteFull Time
Keysight Technologies
Keysight TechnologiesNYSE: KEYS: Provides electronic design, test, and simulation software and hardware.
7+ YOEBS/MS in Electrical Engineering; 7+ years analog IC layout; 5+ years Cadence Virtuoso Layout XL; DRC/LVS/meter densities; BiCMOS 130 nm+; device matching knowledge; multi-design capability; SVN/Cliosoft/SOS experience; strong teamwork.
Cadence Virtuoso, DRC, LVS, Mentor Calibre, OCEAN, Scripting
Job PostingView all

Explore Jobs

Expand Your Job Search