30 asic design engineer jobs at 9 companies in Seattle, WA
1mo
Save
Mark Applied
Hide
Senior ASIC Physical Design Engineer
Seattle, Washington, United States
$170k-$250k/yr OnsiteFull Time
5+ YOEBachelor's degree in EE/CompE, 5–10 years ASIC physical design experience, hands-on experience with Synopsys ICC2/Fusion Compiler or Cadence Innovus, timing closure, power optimization, physical verification, DFT and UPF/CPF experience, scripting/automation skills.
Synopsys ICC2, Fusion Compiler, Cadence Innovus, GDSII, UPF, CPF
1mo
Save
Mark Applied
Hide
Senior ASIC Design Engineer - Terawave
San Diego or California or Austin or Kent or Texas or Washington
$230k-$323k/yr OnsiteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
8+ YOEBS/MS in Electrical Engineering (or related), 8+ years experience in pre- and post-silicon SoC verification, strong SystemVerilog and DSP knowledge, emulation/FPGA/silicon bring-up experience, and verification methodology expertise.
SystemVerilog, MATLAB, SystemC, C, FPGA
2mo
Save
Mark Applied
Hide
FPGA/ASIC Design Engineer (Silicon Engineering)
Irvine or Redmond
$125k-$145k/yr OnsiteFull Time
1+ YOEBachelor’s in EE/CE/CS/Physics; 1+ years RTL design (SystemVerilog/Verilog/VHDL); strong Python/C/C++, and PCB/lab experience.
Verilog/SystemVerilog, VHDL, Python, C/C++, Bash, HDL simulators, Spyglass, Vivado, Quartus, AXI/APB/AHB protocols
2mo
Save
Mark Applied
Hide
Lead ASIC Design Verification Engineer, Amazon Leo
San Diego or Sunnyvale or Redmond
$159k-$215k/yr OnsiteFull Time
7+ YOEMaster's or PhD in Electrical Engineering; 7+ years verification experience; 5+ years in UVM, C/C++, and scripting.
UVM, C/C++, SystemC, DPI-C, Matlab, Scripting
1d
Save
Mark Applied
Hide
ASIC/FPGA Mid-Level Manager - Design & Verification
Tukwila, Washington, United States
$182k-$246k/yr OnsiteFull Time
10+ YOEBachelor's degree, 10+ years of ASIC/FPGA design or verification experience, SystemVerilog, hardware integration and testing, team leadership, project tracking, U.S. citizenship, and ability to obtain Secret clearance.
SystemVerilog, FAA DO-254, earned value
2mo
Save
Mark Applied
Hide
Senior Digital Design Engineer
Santa Clara or Austin or Redmond
$136k-$265k/yr OnsiteFull Time
5+ YOE5+ years experience in digital/ASIC design, degree in EE/CE or equivalent, experience with high-speed protocols (NVLink, PCI-Express, Ethernet, UCIE), RTL implementation, and ASIC design flows.
NVLink, PCI-Express, Ethernet, UCIE, RTL
2mo
Save
Mark Applied
Hide
Senior Digital Design Engineer
Santa Clara or Austin or Redmond
$136k-$265k/yr OnsiteFull Time
5+ YOEBachelors or Master's in EE/CE or equivalent experience, 5+ years relevant experience, experience with high-speed protocols (NVLink, PCI-Express, Ethernet, UCIE), delivering high-bandwidth datapath blocks, deep ASIC design flow knowledge.
NVLink Fusion, NVLink, PCI-Express, Ethernet, UCIE, RTL, SoC
4d
Save
Mark Applied
Hide
Sr DSP / RTL Engineer
Seattle, Washington, United States
OnsiteFull Time
7+ YOEBachelor's degree in electrical or computer engineering and 7–10 years of DSP and RTL experience. Requires MATLAB or Python, SystemVerilog or Verilog, and ASIC/FPGA design, synthesis, timing, lint, and CDC expertise.
MATLAB, Python, SystemVerilog, Verilog, FPGA, ASIC, AXI/APB, Cadence, Synopsys
2w
Save
Mark Applied
Hide
Electrical Engineer II
Lynnwood, Washington, United States
$102k-$119k/yr OnsiteFull Time
3+ YOEBA/BS in engineering, 3+ years relevant experience, knowledge of analog/digital/micro-electronics, VHDL, power and ASIC design, and experience with testing and product development.
VHDL
3mo
Save
Mark Applied
Hide
Senior Electrical Engineer, Radiation Effects & Avionics Reliability
Seattle, Washington, United States
$150k-$200k/yr OnsiteFull Time
4+ YOEBachelor’s in Electrical Engineering; 4+ years in radiation effects, avionics reliability, or high-reliability electronics; hands-on radiation testing; experience with FMEA/FMECA, FTA, derating; knowledge of FPGA/ASIC/power systems; able to translate test data into design decisions.
FPGAs, ASICs, Power electronics, COTS, Radiation test equipment, SPENVIS, OMERE, NOVICE
1mo
Save
Mark Applied
Hide
Cloud Acceleration Engineer – DPU & AI Infra
Seattle, Washington, United States
OnsiteFull Time
2+ YOE2+ years industry experience (PhD exception), proficiency in C/C++ and Linux systems, strong understanding of compute/network architecture and OS, experience in software-hardware co-design or high-performance networking or AI/ML systems.
C/C++, Linux, OVS, SR-IOV, eBPF, DPDK, FPGA, ASIC, GPU, CUDA, NCCL
Explore Jobs
Expand Your Job Search
Top Cities Near Seattle for Asic Design Engineer
- Asic Design Engineer jobs in Tacoma, WA
- Asic Design Engineer jobs in Bellevue, WA
- Asic Design Engineer jobs in Kent, WA
- Asic Design Engineer jobs in Everett, WA
- Asic Design Engineer jobs in Renton, WA
- Asic Design Engineer jobs in Federal Way, WA
- Asic Design Engineer jobs in Kirkland, WA
- Asic Design Engineer jobs in Auburn, WA
- Asic Design Engineer jobs in Marysville, WA
- Asic Design Engineer jobs in Redmond, WA
- Asic Design Engineer jobs in Lakewood, WA
- Asic Design Engineer jobs in Shoreline, WA
- Asic Design Engineer jobs in Sammamish, WA
- Asic Design Engineer jobs in Burien, WA
- Asic Design Engineer jobs in Olympia, WA
- Asic Design Engineer jobs in Lacey, WA
- Asic Design Engineer jobs in Bothell, WA
- Asic Design Engineer jobs in Edmonds, WA
- Asic Design Engineer jobs in Puyallup, WA
- Asic Design Engineer jobs in Bremerton, WA