15 asic design engineer jobs at 7 companies in Washington, DC
2w
Save
Mark Applied
Hide
Lead ASIC Digital Design Engineer
Annapolis Junction or Boise or Salt Lake City or Bloomington or United States
$177k-$187k/yr RemoteFull Time
8+ YOEBachelor's in ECE or related plus 8+ years (or Master's plus 6+ years), strong RTL/ASIC/FPGA design experience, ASIC tape-out and timing closure experience, ability to obtain DoD Secret clearance, proficiency with JIRA and Microsoft Office.
JIRA, Microsoft Office
2w
Save
Mark Applied
Hide
Senior ASIC Digital Design Engineer
Annapolis Junction or Boise or Salt Lake City or Bloomington or United States
$142k-$150k/yr RemoteFull Time
5+ YOEBachelor's in Electrical/Computer Engineering (or related) with 5+ years experience (Master's+3 acceptable), U.S. citizenship, ability to obtain DoD Secret clearance, 5–8+ years ASIC/FPGA RTL design experience, formal verification and verification-process experience, JIRA and Microsoft Office proficiency.
JIRA, Microsoft Office, STA
1mo
Save
Mark Applied
Hide
Senior ASIC Physical Design Engineer
Laurel, Maryland, United States
$105k-$290k/yr OnsiteFull Time
6+ YOEAssociate’s degree (or equivalent) in a technical field, 6+ years back-end ASIC design, skilled with Cadence back-end tools and Siemens Calibre, able to obtain Interim Secret and Secret clearance, US citizenship required.
Cadence ASIC design tools, Cadence Virtuoso, Siemens Calibre, Siemens ASIC design tools, DRC, DRC+, MCD, LVS
1mo
Save
Mark Applied
Hide
Associate ASIC/FPGA Design or Verification Engineer
El Segundo or Huntington Beach or Fairfax
$99k-$133k/yr OnsiteFull Time
2+ YOEUS citizenship and ability to obtain U.S. Secret clearance; BS in engineering or related field; experience with ASIC/FPGA design or verification and HDL (Verilog/VHDL/System Verilog); familiarity with verification methodologies and scripting.
Verilog, VHDL, System Verilog, System Verilog Assertions, UVM, Palladium, Make, Perl, Python, svn, cvs, git, Linux, JESD204C, PCIe, Ethernet
1mo
Save
Mark Applied
Hide
Associate ASIC/FPGA Design or Verification Engineer
El Segundo or Huntington Beach or Fairfax
$99k-$133k/yr OnsiteFull Time
2+ YOEUS citizenship with ability to obtain U.S. Secret clearance, Bachelor\u0000s degree in a relevant field, experience with ASIC/FPGA design or verification, and RTL experience with Verilog/VHDL/SystemVerilog.
Verilog, VHDL, SystemVerilog, System Verilog Assertions, UVM, Palladium, Make, Perl, Python, svn, cvs, git, Linux, ARM, JESD204C, PCIe, Ethernet
1mo
Save
Mark Applied
Hide
PCB Layout Hardware Design Engineer (GA-2/3)
Annapolis Junction or Fort Meade
$220k-$280k/yr OnsiteFull Time
7+ YOETS/SCI with polygraph required; 7+ years experience in integrated circuit/microelectronic design or reverse engineering; PCB layout, schematic capture, HDI, ASIC/FPGA P&R experience; bachelor\u0002s in EE/CE (or 5 yrs additional experience).
ASIC, FPGA, place-and-route (P&R), CDES, computer-aided design
1mo
Save
Mark Applied
Hide
Digital Design Engineer - Level 5 - Linthicum
Linthicum Heights, Maryland, United States
$186k-$279k/yr OnsiteFull Time
7+ YOEDegree in EE/CE/CS or related with 7–12+ years experience, FPGA/ASIC/HDL (Verilog, VHDL) design and verification experience, FPGA tool usage (Xilinx, Microsemi), ability to mentor engineers, strong communication; U.S. citizenship and ability to obtain Top Secret clearance required.
Xilinx, Microsemi, Verilog, VHDL
2mo
Save
Mark Applied
Hide
Electrical Engineer FPGA/ASIC - Level 3/4 - Dulles
Dulles, Virginia, United States
$114k-$171k/yr OnsiteFull Time
5+ YOEBS with 5+ yrs or MS with 3+ yrs (Level 3) or PhD with 1+ yrs; SCI clearance; VHDL experience; FPGA design flow expertise; aerospace domain knowledge; leadership experience.
VHDL, RTL, Synthesis, Place and Route, Timing Analysis, Power Analysis, Vivado, QuestaSim, MATLAB, Simulink
2mo
Save
Mark Applied
Hide
Electrical Engineer FPGA/ASIC - Level 3/4 - Dulles
Dulles, Virginia, United States
$114k-$213k/yr OnsiteFull Time
5+ YOERequires active Top-Secret/SCI clearance, VHDL FPGA/ASIC design and verification experience, proficiency in FPGA design flow (synthesis, place and route, static timing), and proven architecture or team leadership; degree with relevant years of experience required.
VHDL, SystemVerilog, MATLAB, Simulink, Vivado, Quartus, QuestaSim, Xilinx, Microchip RTG4, Oscilloscope, Logic analyzer
1mo
Save
Mark Applied
Hide
Digital Design Engineer - Level 5 - Linthicum
Linthicum, Maryland, United States
$186k-$279k/yr OnsiteFull Time
7+ YOEDegree in EE/CE/CS (Bachelor’s+12yr or Master’s+10yr or PhD+7yr), FPGA/ASIC/HDL (Verilog, VHDL) experience, FPGA IDEs (Xilinx, Microsemi), test/verification and RTL debug, mentoring skills, U.S. citizenship and ability to obtain Top Secret clearance.
Xilinx, Microsemi, HDL, Verilog, VHDL, RTL
3w
Save
Mark Applied
Hide
Digital Design SME
McLean, Virginia, United States
$176k-$282k/yr OnsiteFull Time
10+ YOEActive TS/SCI with poly, 10+ years relevant experience (Bachelor's+12yrs or Master's+10yrs alternative), expertise in digital/ASIC/microprocessor design, EDA tools, Verilog/VHDL/TCL, and ability to lead projects and advise stakeholders.
Electronic Design Automation (EDA), Verilog, VHDL, Tool Command Language (TCL)
2w
Save
Mark Applied
Hide
Digital Design SME
McLean, Virginia, United States
$176k-$282k/yr OnsiteFull Time
10+ YOEActive TS/SCI with Polygraph; 10+ years technical experience (Master's+10yrs or Bachelor's+12yrs); expertise in ASIC/microprocessor design, EDA tool flows, Verilog/VHDL/TCL, foundry processes; ability to train teams and travel up to 25%.
Electronic Design Automation (EDA), Verilog, VHDL, Tool Command Language (TCL)
3w
Save
Mark Applied
Hide
FPGA Verification Engineer, Bespoke Solutions
Jessup or Arlington or Herndon
$136k-$184k/yr OnsiteFull Time
4+ YOERequires US citizenship and active TS/SCI clearance; Bachelor's in electrical/communications engineering; 3+ years design and 4+ years verification experience with SystemVerilog/UVM; FPGA/ASIC verification experience.
SystemVerilog, UVM, Xilinx Vivado, AMD Vivado, Synopsys VCS, Cadence Xcelium, SystemVerilog Assertions (SVA)
4w
Save
Mark Applied
Hide
Manager Digital Engineering 2
Linthicum, Maryland, United States
$154k-$231k/yr OnsiteFull Time
8+ YOE5+ MgmtU.S. citizen with active DoD Secret clearance, 8+ years digital/FPGA design experience, 5+ years people/project management, STEM degree (BS/MS/PhD) as specified, SAP eligibility, EM engineering leadership and mentoring skills.
FPGA, ASIC, SoC
4w
Save
Mark Applied
Hide
Manager Digital Engineering 2
Baltimore, Maryland, United States
$154k-$231k/yr OnsiteFull Time
8+ YOE5+ MgmtRequires STEM degree with relevant experience, active DoD Secret clearance and SAP eligibility, 8+ years digital/FPGA design experience, 5+ years management experience, and strong communication and mentoring skills.
FPGA, ASIC, SoC
Explore Jobs
Expand Your Job Search
Top Cities Near Washington for Asic Design Engineer
- Asic Design Engineer jobs in Baltimore, MD
- Asic Design Engineer jobs in Arlington, VA
- Asic Design Engineer jobs in Alexandria, VA
- Asic Design Engineer jobs in Frederick, MD
- Asic Design Engineer jobs in Gaithersburg, MD
- Asic Design Engineer jobs in Rockville, MD
- Asic Design Engineer jobs in Bowie, MD
- Asic Design Engineer jobs in Leesburg, VA
- Asic Design Engineer jobs in Manassas, VA
- Asic Design Engineer jobs in Annapolis, MD
- Asic Design Engineer jobs in College Park, MD
- Asic Design Engineer jobs in Fredericksburg, VA
- Asic Design Engineer jobs in Laurel, MD
- Asic Design Engineer jobs in Herndon, VA
- Asic Design Engineer jobs in Greenbelt, MD
- Asic Design Engineer jobs in Fairfax, VA
- Asic Design Engineer jobs in Westminster, MD
- Asic Design Engineer jobs in Hyattsville, MD
- Asic Design Engineer jobs in Takoma Park, MD
- Asic Design Engineer jobs in Vienna, VA