20 asic design verification engineer jobs at 10 companies in Los Angeles, CA
2mo
Save
Mark Applied
Hide
ASIC Design Verification Engineer
Irvine or Andover or Broomfield
$129k-$207k/yr OnsiteFull Time
3+ YOEConstrained-random design verification experience using System Verilog/UVM, coverage-driven methodologies, experience with VCS/Incisive and scripting (Python/Perl). Degree with significant related experience required (varies by degree).
System Verilog, UVM, VCS, Incisive, Python, Perl
1mo
Save
Mark Applied
Hide
Principal ASIC Design Verification Engineer
United States or Los Angeles
$190k-$285k/yr OnsiteFull Time
10+ YOEB.S. or M.S. in EE/CE or related, 10+ years ASIC/SoC verification, strong SystemVerilog/UVM and SVA skills, experience with VCS/Xcelium/Questa and Verdi/SimVision, scripting (Python/Perl/TCL), Git, CI/CD, C/C++, and ITAR U.S. person eligibility.
SystemVerilog, UVM, SystemVerilog Assertions (SVA), VCS, Xcelium, Questa, Verdi, SimVision, Python, Perl, TCL, Git, C, C++, CI/CD
2mo
Save
Mark Applied
Hide
Senior ASIC Design Verification Engineer - Terawave
Los Angeles or Seattle or California or Washington or Texas or United States
$230k-$323k/yr RemoteFull Time
Blue Origin: Develops reusable rockets and systems for human spaceflight.
8+ YOEBS/MS in EE/CE, 8+ years ASIC/SoC verification experience, deep System Verilog and UVM expertise, verification planning, coverage closure, RTL/debugging, cross-functional collaboration.
System Verilog, UVM, RTL
1mo
Save
Mark Applied
Hide
Sr. ASIC Design Verification Engineer (Silicon Engineering)
Irvine, California, United States
$165k-$260k/yr OnsiteFull Time
5+ YOEBachelor's in electrical or computer engineering,5+ years design verification experience, proficiency with verification methodologies and scripting, strong problem-solving and OOP skills.
UVM, OVM, VMM, Python, RTL
1mo
Save
Mark Applied
Hide
Sr. ASIC Design Verification Engineer, Amazon Leo
Sunnyvale or San Diego or Los Angeles County
$159k-$248k/yr OnsiteFull Time
7+ YOEBachelor's in CS/CE/EE, 7+ years verification experience (communications preferred), 5+ years with UVM and C/C++ and scripting, familiarity with Matlab and formal verification preferred; must meet U.S. export-control eligibility.
UVM, SystemC, DPI-C, Matlab, C/C++, FPGA
3w
Save
Mark Applied
Hide
Principal Engineer ASIC or Sr Principal Engineer ASIC
Manhattan Beach, California, United States
$125k-$235k/yr OnsiteFull Time
5+ YOESTEM degree with relevant years of experience, RTL design (VHDL/Verilog/SystemVerilog), ASIC/FPGA architecture, verification experience, lab testing, and ability to obtain a government security clearance.
VHDL, Verilog, SystemVerilog, Xilinx Vivado, Microchip Libero, UVM
3w
Save
Mark Applied
Hide
Principal Engineer ASIC or Sr Principal Engineer ASIC
Manhattan Beach, California, United States
$125k-$235k/yr OnsiteFull Time
5+ YOESTEM degree with 3–8+ years experience, RTL design (VHDL/Verilog) for space, ASIC/FPGA architecture, verification (SystemVerilog/UVM), lab testing, and ability to obtain/maintain government security clearance.
VHDL, Verilog, Xilinx Vivado, Microchip Libero, SystemVerilog, UVM, DSP
1mo
Save
Mark Applied
Hide
Digital Design Engineer
Irvine, California, United States
$98k-$144k/yr OnsiteFull Time
1+ YOE1+ years experience designing and verifying high-performance communications/DSP ASICs; strong RTL (Verilog/System Verilog) and UNIX-based EDA tool skills; experience with verification, synthesis, lint, CDC, power analysis; MATLAB/C++ a plus.
Verilog, System Verilog, UNIX, EDA, MATLAB, C/C++
1d
Save
Mark Applied
Hide
Principal Physical Design Engineer
San Jose or Irvine
$150k-$250k/yr OnsiteFull Time
5+ YOE5+ years of ASIC physical design experience, advanced-node tapeout expertise, EDA tool proficiency, and expertise in synthesis, power analysis, EM/IR cleanup, timing closure, and physical verification.
System-on-Chips (SoCs), RTL, GDSII, Static Timing Analysis (STA), Design Rule Checking (DRC), Layout Versus Schematic (LVS), Tcl, Python, Perl, Cadence Innovus, Cadence Tempus, Cadence Voltus, Cadence Pegasus, Calibre
1mo
Save
Mark Applied
Hide
Senior Principal Digital Design Engineer
Irvine, California, United States
$186k-$228k/yr OnsiteFull Time
6+ YOEExpert digital ASIC design experience, SystemVerilog/RTL implementation, block/system verification, synthesis/power/timing analysis, and technical leadership; BS in EE (or advanced) plus extensive experience.
SystemVerilog, Verilog, UVM, SystemC, PCIe, PCI-SIG, IEEE 802.3, SDC
1mo
Save
Mark Applied
Hide
Applications Engineer - FPGA Prototyping
San Diego or Austin or Boulder or Costa Mesa or Pasadena or Tempe or Wilsonville or Fremont
$167k-$334k/yr HybridFull Time
5+ YOE5+ years in design/verification/FPGA/ASIC or similar; BS/MS in EE/CE/CS; active experience with SystemVerilog/Verilog/VHDL, FPGA tools, scripting, simulation and customer-facing technical support.
SystemVerilog, Verilog, VHDL, SystemC, C/C++, Perl, Python, XML, JSON, proFPGA, HAPS, Xilinx Vivado, Altera Quartus, Questa, Incisive, VCS, OVM, UVM
2w
Save
Mark Applied
Hide
Field Application Engineer – PowerPro
Austin or Costa Mesa or San Diego or Santa Clara
$147k-$293k/yr HybridFull Time
3+ YOE3+ years RTL (ASIC/FPGA) design experience, strong Verilog/SystemVerilog/VHDL skills, knowledge of STA/synthesis/verification, RTL power analysis experience, scripting (Tcl, Python), BS/MS in EE/CS or related, strong communication.
Verilog, SystemVerilog, VHDL, Tcl, Python, PrimePower, PowerArtist, UPF, CPF
Explore Jobs
Expand Your Job Search
Top Cities Near Los Angeles for Asic Design Verification Engineer
- Asic Design Verification Engineer jobs in Long Beach, CA
- Asic Design Verification Engineer jobs in Anaheim, CA
- Asic Design Verification Engineer jobs in Santa Ana, CA
- Asic Design Verification Engineer jobs in Riverside, CA
- Asic Design Verification Engineer jobs in Irvine, CA
- Asic Design Verification Engineer jobs in Fontana, CA
- Asic Design Verification Engineer jobs in Huntington Beach, CA
- Asic Design Verification Engineer jobs in Glendale, CA
- Asic Design Verification Engineer jobs in Santa Clarita, CA
- Asic Design Verification Engineer jobs in Garden Grove, CA
- Asic Design Verification Engineer jobs in Rancho Cucamonga, CA
- Asic Design Verification Engineer jobs in Ontario, CA
- Asic Design Verification Engineer jobs in Corona, CA
- Asic Design Verification Engineer jobs in Lancaster, CA
- Asic Design Verification Engineer jobs in Palmdale, CA
- Asic Design Verification Engineer jobs in Pomona, CA
- Asic Design Verification Engineer jobs in Torrance, CA
- Asic Design Verification Engineer jobs in Pasadena, CA
- Asic Design Verification Engineer jobs in Orange, CA
- Asic Design Verification Engineer jobs in Fullerton, CA