1mo
Save
Mark Applied
Hide
Senior ASIC Verification Engineer
Durham or Madison or Hillsboro
$136k-$265k/yr OnsiteFull Time
5+ YOEBachelor's or Master's in EE/CS/CE (or equivalent), 5+ years ASIC verification experience, strong SystemVerilog and C/C++ skills, UVM, constrained-random and coverage-driven verification, familiarity with VCS/IES and debug tools.
SystemVerilog, C, C++, Universal Verification Methodology (UVM), VCS, IES, Debussy, GDB, Semiformal Verification (SFV), Perl, Python
1d
Save
Mark Applied
Hide
Senior ASIC Design Engineer - GPU
Durham or Madison or Hillsboro
$136k-$265k/yr HybridFull Time
5+ YOEBachelors in EE/CS/CE or equivalent,5+ years ASIC/MMU experience,proficiency in Verilog,SystemVerilog,C++,VCS,Verdi,and Synopsys;strong communication and mentoring skills.
Verilog, SystemVerilog, VCS, Verdi, Synopsys, C++
3mo
Save
Mark Applied
Hide
ASIC Verification Engineer - New College Grad 2026
Durham or Madison or Hillsboro
$100k-$190k/yr OnsiteFull Time
Bachelors or Masters in EE/CS/CE (or equivalent), exposure to computer architecture and ASIC design/verification, strong SystemVerilog and C/C++, constrained-random testing, functional coverage, assertions, and familiarity with simulation/debug tools.
SystemVerilog, C, C++, VCS, IES, Debussy, GDB, UVM, Semiformal Verification (SFV), Perl, Python
1mo
Save
Mark Applied
Hide
Senior ASIC Verification Engineer
Durham or Madison or Hillsboro
$136k-$265k/yr OnsiteFull Time
5+ YOEBachelors/Masters in EE/CS/CE or equivalent, 5+ years verification experience, strong SystemVerilog and C/C++ skills, verification methodology experience (UVM, constrained-random, coverage, assertions), familiarity with VCS/IES and debug tools.
SystemVerilog, C, C++, VCS, IES, Debussy, GDB, Universal Verification Methodology (UVM), Semiformal Verification (SFV), Perl, Python
1d
Save
Mark Applied
Hide
Senior ASIC Design Engineer - GPU
Durham or Madison or Hillsboro
$136k-$265k/yr HybridFull Time
5+ YOE5+ years relevant experience; BS/MS in EE/CS/CE or equivalent; proficiency in Verilog, SystemVerilog, C++; experience with memory subsystems; strong communication and mentoring skills.
Verilog, SystemVerilog, VCS, Verdi, Synopsys, C++
3mo
Save
Mark Applied
Hide
Sentinel - Systems Engineer - 16416
Roy or Huntsville
$79k-$119k/yr OnsiteFull Time
2+ YOEUS citizen with active DoD Secret clearance (investigation within 6 years); bachelor's in STEM +2 years related experience (or master's +0); 2+ years systems security engineering, MBSE experience, vulnerability management, strong communication.
Model-based Systems Engineering (MBSE), ERAI, Silicon Expert, GIDEP, Tableau, Microsoft Power BI, IBM DOORs, HDL (VHDL/Verilog), VHDL, Verilog, RTL, ASIC, FPGA
2mo
Save
Mark Applied
Hide
Embedded Software/Firmware Engineer
Huntsville, Alabama, United States
OnsiteFull Time
8+ YOEEmbedded software and HDL development with DoD clearance eligibility; real-time OS, embedded Linux; HDL (VHDL/Verilog); read schematics; advanced C; FPGA/ASIC
C, VHDL, Verilog, Embedded Linux, RTOS, HDL, ASIC, FPGA