2d
Save
Mark Applied
Hide
Senior ASIC Design Engineer
Santa Clara or Durham
$168k-$311k/yr OnsiteFull Time
8+ YOEMasters in EE/CE (or equivalent),8+ years ASIC design experience,micro-architecture and RTL in Verilog,ASIC flow knowledge,EMR not applicable.
Verilog, Python, Perl, C, C++
2d
Save
Mark Applied
Hide
Senior ASIC Design Engineer
Santa Clara or Durham
$168k-$311k/yr OnsiteFull Time
8+ YOEMasters in EE/CE,8+ years ASIC design experience,micro-architecture and RTL development in Verilog,knowledge of full ASIC flow including synthesis,timing,DFT and lab bring-up.
Verilog, Python, Perl, C++, PCI-Express, CXL
3mo
Save
Mark Applied
Hide
Principal ASIC verification engineer
Durham, North Carolina, United States
$153k-$353k/yr HybridFull Time
10+ YOESenior hardware engineer with VLSI/ASIC verification expertise; 10+ years experience; degree in Electrical or Computer Engineering (Bachelor/Master/PhD)
HDL, Verilog, VHDL, SystemVerilog, EDA tools, FPGA, Python, C++
3mo
Save
Mark Applied
Hide
ASIC design/verification engineer
Durham, North Carolina, United States
$135k-$311k/yr HybridFull Time
6+ YOEDesign and verify VLSI/ASIC; 6-10 years of experience; Bachelors/Masters in Electrical or Computer Engineering; strong VLSI, EDA, HDL, and programming skills.
HDL, EDA tools, VLSI tools, FPGA tools, Scripting languages
1mo
Save
Mark Applied
Hide
Senior ASIC Physical Design Engineer
San Jose or Austin or Research Triangle Park
$165k-$241k/yr OnsiteFull Time
1+ YOEDegree in Electrical or Computer Engineering with relevant ASIC experience (varies by degree), experience with EDA tools (Innovus, Tempus, PrimeTime, Redhawk, Voltus, Calibre, Pegasus), STA experience, and Python scripting.
Innovus, Tempus, PrimeTime, Redhawk, Voltus, Calibre, Pegasus, Tweaker, Static Timing Analysis (STA), Python, AI tools
3mo
Save
Mark Applied
Hide
Principal ASIC verification engineer
Durham, North Carolina, United States
$153k-$353k/yr HybridFull Time
10+ YOEBachelor's/Master's/PhD in Electrical or Computer Engineering; 10+ years VLSI design/verification; HDL/EDA proficiency; technical leadership.
HDL, Verilog, VHDL, EDA, FPGA, Scripting
2mo
Save
Mark Applied
Hide
Senior Principal Engineer, Architecture ASIC / System
Toronto or Ottawa or Burlington or Irvine or Morrisville or Santa Clara or Westborough
$192k-$255k/yr OnsiteFull Time
14+ YOESenior architect with 14+ years in system architecture for SoC; expertise in interconnects, memory hierarchies, power management, security; strong technical leadership.
IP evaluation, IP block, SoC architecture
2mo
Save
Mark Applied
Hide
Staff Engineer - Digital ASIC and Signal Processing Chip Architect/Systems Engineer
Durham, North Carolina, United States
$131k-$190k/yr OnsiteFull Time
10+ YOE10+ years of experience, including 5 years in digital IC design; expertise in digital signal processing, RTL design, digital architecture; firmware and embedded software; radio architecture; microprocessor subsystems; experience across hardware-software co-design.
SystemVerilog, MATLAB, Python, DSP cores
2w
Save
Mark Applied
Hide
Principal Physical Design Engineer
Mountain View or Raleigh or Austin
$143k-$275k/yr HybridFull Time
3+ YOEAdvanced degree or equivalent experience in EE/CE/CS with substantial physical design/ASIC implementation experience, ability to pass Microsoft security screening and export-control eligibility.
3mo
Save
Mark Applied
Hide
Principal SOC Architect, AI Accelerators (Multiple Locations
San Diego or Hillsboro or Santa Clara or Austin or Raleigh
$173k-$305k/yr OnsiteFull Time
6+ YOEAdvanced degree in engineering, 6+ years ASIC/SoC experience (or equivalent combinations), 3+ years datacenter product experience, deep knowledge of datacenter security, RAS, virtualization, telemetry, power/cooling and server architectures.
PCIe, SRIOV, SIOV, IDE, TDISP, Ethernet, Confidential Compute
Explore Jobs