2w
Save
Mark Applied
Hide
Principal Digital Design Engineer
Duluth, Georgia, United States
OnsiteFull Time
12+ YOE12+ years ASIC/IC digital design experience; Bachelor’s or Master’s in EE/CE/CS; fluent in Verilog RTL; expertise in synthesis, static timing analysis, DFT, CDC/RDC, ATPG/ATE, and gate-level verification.
Verilog, DFT, CDC, RDC, ATPG, ATE
1mo
Save
Mark Applied
Hide
Radio Frequency (RF) Electrical Engineer II
Atlanta, Georgia, United States
$69k-$131k/yr OnsiteFull Time
2+ YOEU.S. citizen able to obtain/maintain DoD Secret clearance; Bachelor\u0002s in STEM with minimum 2 years relevant experience; RF circuit and system design using Ansys HFSS, Cadence Clarity EM, ADS/Genesys/SystemVue; RF test and CAD tool experience.
Ansys HFSS, Cadence Clarity EM, ADS, Genesys, SystemVue, Allegro/APD+, KiCAD, Altium, C, C++, Python, MATLAB, ASIC, FPGA, spectrum analyzer, RF signal generator, oscilloscope, vector network analyzer (VNA), performance network analyzer (PNA)
2mo
Save
Mark Applied
Hide
Embedded Software/Firmware Engineer - Open Rank-ICL
Atlanta, Georgia, United States
OnsiteFull Time
0+ YOEDegree in EE/CE/Physics or related (or graduating by May 2026); experience with embedded platforms; proficiency in C, C++, Python, GIT, Confluence; familiarity with source control and agile; ability to obtain Secret clearance; U.S. citizenship required.
C, C++, C++11, C++20, Python, GIT, Confluence, Xilinx, Altera (Intel), Linux, FPGA, DSP, ASIC, GPU, SOSA, MORE, CMOSS, ORAN
1w
Save
Mark Applied
Hide
Staff Mixed-Signal IC Architect
Johns Creek, Georgia, United States
OnsiteFull Time
5+ YOE5+ years ASIC/IC design and architecture experience; mixed-signal design and device/subsystem specification experience; ASIC analog and digital methodology; DRAM industry and JEDEC experience; strong oral and written communication.
Adobe FrameMaker, Visio, Illustrator