2w
Save
Mark Applied
Hide
Senior ASIC Digital / DSP Design Engineer
Colorado Springs, Colorado, United States
$142k-$236k/yr OnsiteFull Time
10+ YOEBS/MS in Electrical or Computer Engineering, 10+ years experience in digital and mixed-signal ASIC and DSP design/verification; strong EE and DSP fundamentals; leadership and communication skills.
Cadence, Mentor
1mo
Save
Mark Applied
Hide
ASIC Packaging Signal/Power Integrity Hardware Engineering Technical Lead (Remote)
San Jose or Research Triangle Park or Acton or Dallas or Tempe or Cary or Carlsbad or Colorado Springs
$184k-$264k/yr RemoteFull Time
3+ YOEBachelor's/MS/PhD in Electrical Engineering with 3+ to 8+ years SI/PI experience; expertise in high-speed design, SI/PI simulation, layout review, SPICE; mentoring and leadership experience.
Cadence Sigrity, Ansys HFSS, Keysight ADS, Cadence APD, Ansys EM, SPICE, Vector Network Analysis, IBIS
2d
Save
Mark Applied
Hide
Hardware Engineer
Colorado Springs or Irvine or Longmont or Fremont or Rochester or San Jose
$91k-$113k/yr OnsiteFull Time
Early-career candidates pursuing or recently completing an engineering degree; familiarity with hardware, firmware, ASIC/SoC, or systems; programming and design experience through coursework or projects; strong analytical and communication skills.
Verilog/SystemVerilog, RTL, FPGA, C, C++, Assembly, Python, Java, Go, SQL, JavaScript, Git, Linux, IDE, CAD, Microsoft Office, RTOS
1mo
Save
Mark Applied
Hide
Senior PC Board Design Engineer
Austin or Colorado Springs or Markham
$123k-$210k/yr OnsiteFull Time
Strong high-speed PCB layout experience, expertise with Cadence Allegro and Constraint Manager, routing for PCIe/DP/Memory/XGMI, ASIC ball-outs, stackup/impedance control, PCB manufacturing knowledge, scripting (Pearl, C, C++). Bachelors/Masters in ECE preferred.
Cadence Allegro, Allegro, Constraint Manager, Pearl, C, C++, Valor, Valor ERF, CAM350, PCIe, DP, XGMI