2mo
Save
Mark Applied
Hide
ASIC Engineer 2
Longmont, Colorado, United States
$143k-$176k/yr OnsiteFull Time
Define ASIC design/verification requirements; HDL/RTL, scripting; physical design basics; review requirements and collaborate with architects.
Perl, Python, C, Unix shell, Verilog, SystemVerilog, VHDL, RTL
2mo
Save
Mark Applied
Hide
ASIC Engineer 2
Longmont, Colorado, United States
$143k-$176k/yr OnsiteFull Time
Experience with Perl/Python/C/shell scripting, Verilog/System Verilog/VHDL, RTL design and verification, and physical design (layout, timing, power). Master's in ECE or related accepted.
Perl, Python, C, Unix shell, Verilog, System Verilog, VHDL
1mo
Save
Mark Applied
Hide
Senior Custom ASIC Engineering Lead
San Jose or Fort Collins or Irvine
$144k-$230k/yr OnsiteFull Time
10+ YOEExtensive ASIC physical design and STA experience, multiple tape-outs in advanced nodes, EDA tool and scripting (Tcl, shell) proficiency, knowledge of low-power design, and ability to manage customer ASIC programs. Bachelors+12 yrs or Masters+10 yrs required.
EDA, Tcl, Shell, Verilog
1mo
Save
Mark Applied
Hide
ASIC/FPGA Design Engineer IV, TS/SCI Clearance
Boulder or King of Prussia or Littleton or Louisville or Sunnyvale
$124k-$246k/yr OnsiteFull Time
5+ YOEMust be US citizen with active Top Secret clearance, BS in Electrical Engineering or equivalent, 5+ years experience in ASIC/FPGA design/debug/verification, leadership and project management skills, and familiarity with project tools.
Microsoft Project, Microsoft Office, Atlassian JIRA, Earned Value Management System (EVMS)
1mo
Save
Mark Applied
Hide
Senior Custom ASIC Engineering Lead
San Jose or Fort Collins or Irvine
$144k-$230k/yr OnsiteFull Time
10+ YOE10+ years semiconductor ASIC experience, multiple tape-outs, hands-on physical design/STA/DFT experience, Tcl/shell/Verilog scripting, knowledge of low-power design and PPA tradeoffs; Bachelor's or Master's degree required.
EDA, Tcl, Shell, Verilog
3d
Save
Mark Applied
Hide
ASIC Package Design Manager
Fort Collins, Colorado, United States
$144k-$230k/yr OnsiteFull Time
12+ YOE3+ Mgmt12+ years in flip-chip-BGA package design with high-speed SerDes, knowledge of SI/PI and power integrity, project and people management experience, BSEE/MSEE or similar, and ability to collaborate globally.
1mo
Save
Mark Applied
Hide
Principal Engineer, Firmware
Longmont, Colorado, United States
$161k-$275k/yr OnsiteFull Time
7+ YOEBachelor's in CE/EE/CS or related, 7+ years firmware development experience, proficiency in machine/assembly/C/C++/Python, ASIC/FPGA bring-up, system-level debug, and cross-team architectural leadership.
machine language, assembly language, C, C++, Python, FTL, NVMe, PCIe, ASIC, FPGA
2w
Save
Mark Applied
Hide
Verification Engineer
San Jose or San Diego or Austin or Longmont
$124k-$213k/yr HybridFull Time
Experience in IP/ASIC/FPGA verification using UVM, Verilog/SystemVerilog, scripting (Python/Perl), and developing test plans and regression suites; bachelor’s or master’s in computer or electrical engineering.
UVM, Verilog, System Verilog, Python, Perl, PCIe, CXL, NVMe, Ethernet, HLS
1mo
Save
Mark Applied
Hide
IC Design Engineer
Fort Collins or San Jose
$101k-$162k/yr OnsiteFull Time
3+ YOEExperience in design automation for ASICs; proficiency with Perl, Python, Ruby, Tcl, C++, Verilog HDL, UNIX/Linux; understanding of digital logic and scan test architecture; bachelor's/master's in related engineering with 3–5+ years' experience.
Bash, Perl, Ruby, Python, Tcl, C++, Verilog HDL, UNIX, Linux
2mo
Save
Mark Applied
Hide
Principal Engineer, Firmware
Longmont, Colorado, United States
$161k-$275k/yr OnsiteFull Time
7+ YOELead firmware architecture for SSDs; 7+ years embedded firmware; C/C++, Python; ASIC/FPGA bring-up; strong communication.
C, C++, Python
2w
Save
Mark Applied
Hide
Staff FPGA Design Engineer
Berthoud, Colorado, United States
$150k-$180k/yr OnsiteFull Time
10+ YOEB.S. in Electrical Engineering with 10+ years in electronics hardware and ASIC/FPGA development for flight avionics; experience with mixed-signal design, VHDL/Verilog/SystemVerilog, timing closure, EMI/EMC, and hardware verification.
VHDL, Verilog, SystemVerilog, Python, TCL, Xilinx, Microsemi, MATLAB, Simulink, SPICE, Altium, SystemVerilog UVM, C, C++, assembly language, Linux/Windows shell scripting, Cocotb
2mo
Save
Mark Applied
Hide
Verification Engineer
San Jose or Fort Collins
$120k-$192k/yr OnsiteFull Time
8+ YOEBS in Electrical/Electronic Eng or CS; 8+ years ASIC/RTL verification; SystemVerilog/UVM/OVM; Python/C++; block- and system-level verification; strong debugging and collaboration.
SystemVerilog, UVM, OVM, Python, C/C++, RTL
1w
Save
Mark Applied
Hide
Post-Silicon Validation Engineer
Fort Collins, Colorado, United States
HybridFull Time
Experience validating microprocessors/ASICs in lab, strong programming/scripting (x86 assembly,C/C++,Perl,Ruby,Python), knowledge of Verilog/System Verilog, BS/MS in EE/CS preferred, strong problem-solving and communication.
x86 assembly, C, C++, Perl, Ruby, Python, Verilog HDL, System Verilog
1mo
Save
Mark Applied
Hide
SSD Architect
San Jose or Rancho Cordova or Longmont or Vancouver
$196k-$314k/yr HybridFull Time
5+ YOEBachelor's in computer engineering or computer science, 5+ years in embedded systems architecture with ASIC and/or firmware experience; SSD domain expertise, system-level architecture, and cross-functional leadership.
PCIe, NVMe, ASIC
1mo
Save
Mark Applied
Hide
SSD Architect
Longmont or Rancho Cordova or San Jose or Vancouver
$196k-$314k/yr HybridFull Time
5+ YOEBachelor's in Computer Engineering/Computer Science, 5+ years in embedded systems/ASIC or firmware architecture, SSD domain expertise (PCIe/NVMe, memory controller), strong cross-functional leadership and system-level design experience.
PCIe/NVMe, ASIC, firmware
1mo
Save
Mark Applied
Hide
SSD Architect
Vancouver or San Jose or Longmont or Rancho Cordova
$185k-$289k/yr HybridFull Time
5+ YOEBachelor's in Computer Engineering/CS, 5+ years in embedded systems architecture with ASIC and/or firmware experience; deep SSD domain knowledge (PCIe/NVMe, memory controller), system-level trade-offs, and cross-functional leadership.
PCIe, NVMe, ASIC, firmware
1mo
Save
Mark Applied
Hide
SSD Architect
Rancho Cordova or San Jose or Longmont or Vancouver
$196k-$314k/yr HybridFull Time
5+ YOEBachelor's in a technical discipline, 5+ years in embedded systems architecture with ASIC and/or firmware experience, deep SSD-domain expertise, strong cross-functional leadership, and system-level design skills.
1mo
Save
Mark Applied
Hide
Senior Site Technician - Bitcoin Mining
Cheyenne, Wyoming, United States
OnsiteFull Time
3+ YOE3+ years in Bitcoin mining site operations or similar high-density data environments; strong ASIC miner knowledge; electrical and low-voltage skills; networking basics; ability to read diagrams; excellent troubleshooting and communication; able to work outdoors and flexible shifts.
ASIC miners, networking equipment, PDUs, cooling systems, electrical distribution, diagnostics
Explore Jobs